Projects per year
Personal profile
Research interests
My current research focuses on challenges in cryptographic engineering, the implementation (in hardware and/or software) of and implementation attacks (relating to both side-channel and fault attacks) on cryptographic primitives and arithmetic in particular. I am also interested in the design of (general-purpose) processors, compilers, and programming languages. My previous work in these fields has included
- implementation using novel processors and/or hardware (e.g., implementation of RSA on GPU-based, multi-core, and SIMD-enabled platforms),
- novel side-channel attacks and countermeasures (e.g., non-deterministic processor designs, attacks using cache memory as a side-channel), and
- domain specific compiler/language support for cryptography (e.g., optimisation of AES, automatic side-channel countermeasures for ECC).
Fingerprint
Dive into the research topics where Daniel Page is active. These topic labels come from the works of this person. Together they form a unique fingerprint.
- 6 Similar Profiles
Network
Recent external collaboration on country level. Dive into details by clicking on the dots or
Projects
-
DiScriBe - Digital Security by Design Social Science Hub +
Rashid, A., Page, D., Liveley, G. & Hallett, J.
1/09/20 → 31/08/24
Project: Research
-
-
Research output
-
FENL: an ISE to mitigate analogue micro-architectural leakage
Gao, S., Marshall, B., Page, D. & Pham, T. H., 2 Mar 2020, In: IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES). 2020, 2, p. 73--98Research output: Contribution to journal › Article (Academic Journal) › peer-review
Open Access -
Implementing the Draft RISC-V Scalar Cryptography Extensions
Marshall, B., Page, D. & Pham, T. H., 17 Nov 2020, HASP '20: Proceedings of the 9th International Workshop on Hardware and Architectural Support for Security and Privacy.Research output: Chapter in Book/Report/Conference proceeding › Conference Contribution (Conference Proceeding)
-
The design of scalar AES Instruction Set Extensions for RISC-V
Marshall, B., Newell, G. R., Page, D., Markku-Juhani O., S. & Wolf, C., 3 Dec 2020, In: IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES). 2021, 1, p. 109-136 28 p.Research output: Contribution to journal › Article (Academic Journal) › peer-review
Open AccessFile
Datasets
-
GMOPST14
Page, D. (Creator) & Galea, J. L. (Creator), University of Bristol, 2 Dec 2014
DOI: 10.5523/bris.11ja3p9r3iofn14v65lq51mzvo, http://data.bris.ac.uk/data/dataset/11ja3p9r3iofn14v65lq51mzvo
Dataset