LOGIC VERIFICATION, SYNTHESIS AND TEST IN A NEW UNIFIED FRAMEWORK AND LOW POWER TESTABLE DESIGNS

  • Pradhan, Dhiraj K (Principal Investigator)

Project Details

StatusFinished
Effective start/end date20/10/0320/08/07