A network processor for a learning based routing protocol

H Terzioglu; T Kocak

doi:10.1109/NEWCAS.2004.1359081

A network processor for a learning based routing protocol

H Terzioglu, T Kocak

Department of Electrical & Electronic Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference Contribution (Conference Proceeding)

1 Citation (Scopus)

364 Downloads (Pure)

Abstract

Recently, cognitive packet network (CPN) is proposed as an alternative to the IP based network architectures and shows similarity with the discrete active networks. In CPN, there is no routing table, instead reinforcement learning (random neural networks) is used to route packets. CPN routes packets based on QoS, using measurements that are constantly collected by packets and deposited in mailboxes at routers. The applicability of the CPN concept has been demonstrated through several software implementations. However, higher data traffic and increasing packet processing demands require the implementation of this new network architecture in hardware. In this paper, we present a network processor architecture, which supports this learning based protocol.

Translated title of the contribution	A network processor for a learning based routing protocol
Original language	English
Title of host publication	2nd Annual IEEE Northeast Workshop on Circuits and Systems, Montreal, Canada
Publisher	Institute of Electrical and Electronics Engineers (IEEE)
Pages	261 - 264
Number of pages	4
Volume	1
ISBN (Print)	0780383222
DOIs	https://doi.org/10.1109/NEWCAS.2004.1359081
Publication status	Published - 20 Jun 2004
Event	2nd IEEE Northeast Workshop on Circuits and Systems - Montreal, Canada Duration: 1 Jun 2004 → …

Conference

Conference	2nd IEEE Northeast Workshop on Circuits and Systems
Country/Territory	Canada
City	Montreal
Period	1/06/04 → …

Bibliographical note

Conference Proceedings/Title of Journal: 2nd Annual IEEE Northeast Workshop on Circuits and Systems
Conference Organiser: IEEE
Rose publication type: Conference contribution

Terms of use: Copyright © 2004 IEEE. Reprinted from 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004 (NEWCAS 2004). This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Bristol's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to [email protected].

By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

Keywords

routing protocols
active networks
neural net architecture
quality of service

Access to Document

10.1109/NEWCAS.2004.1359081

Terzioglu newcas 2004Accepted author manuscript, 338 KB

Handle.net

Persistent link

Cite this

@inproceedings{a967b85e19b54327b51bfeebe5cdf029,

title = "A network processor for a learning based routing protocol",

abstract = "Recently, cognitive packet network (CPN) is proposed as an alternative to the IP based network architectures and shows similarity with the discrete active networks. In CPN, there is no routing table, instead reinforcement learning (random neural networks) is used to route packets. CPN routes packets based on QoS, using measurements that are constantly collected by packets and deposited in mailboxes at routers. The applicability of the CPN concept has been demonstrated through several software implementations. However, higher data traffic and increasing packet processing demands require the implementation of this new network architecture in hardware. In this paper, we present a network processor architecture, which supports this learning based protocol.",

keywords = "routing protocols, active networks, neural net architecture, quality of service",

author = "H Terzioglu and T Kocak",

note = "Conference Proceedings/Title of Journal: 2nd Annual IEEE Northeast Workshop on Circuits and Systems Conference Organiser: IEEE Rose publication type: Conference contribution Terms of use: Copyright {\textcopyright} 2004 IEEE. Reprinted from 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004 (NEWCAS 2004). This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Bristol's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to [email protected]. By choosing to view this document, you agree to all provisions of the copyright laws protecting it. ; 2nd IEEE Northeast Workshop on Circuits and Systems ; Conference date: 01-06-2004",

year = "2004",

month = jun,

day = "20",

doi = "10.1109/NEWCAS.2004.1359081",

language = "English",

isbn = "0780383222",

volume = "1",

pages = "261 -- 264",

booktitle = "2nd Annual IEEE Northeast Workshop on Circuits and Systems, Montreal, Canada",

publisher = "Institute of Electrical and Electronics Engineers (IEEE)",

address = "United States",

}

Terzioglu, H & Kocak, T 2004, A network processor for a learning based routing protocol. in 2nd Annual IEEE Northeast Workshop on Circuits and Systems, Montreal, Canada. vol. 1, Institute of Electrical and Electronics Engineers (IEEE), pp. 261 - 264, 2nd IEEE Northeast Workshop on Circuits and Systems, Montreal, Canada, 1/06/04. https://doi.org/10.1109/NEWCAS.2004.1359081

TY - GEN

T1 - A network processor for a learning based routing protocol

AU - Terzioglu, H

AU - Kocak, T

N1 - Conference Proceedings/Title of Journal: 2nd Annual IEEE Northeast Workshop on Circuits and Systems Conference Organiser: IEEE Rose publication type: Conference contribution Terms of use: Copyright © 2004 IEEE. Reprinted from 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004 (NEWCAS 2004). This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Bristol's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to [email protected]. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

PY - 2004/6/20

Y1 - 2004/6/20

N2 - Recently, cognitive packet network (CPN) is proposed as an alternative to the IP based network architectures and shows similarity with the discrete active networks. In CPN, there is no routing table, instead reinforcement learning (random neural networks) is used to route packets. CPN routes packets based on QoS, using measurements that are constantly collected by packets and deposited in mailboxes at routers. The applicability of the CPN concept has been demonstrated through several software implementations. However, higher data traffic and increasing packet processing demands require the implementation of this new network architecture in hardware. In this paper, we present a network processor architecture, which supports this learning based protocol.

AB - Recently, cognitive packet network (CPN) is proposed as an alternative to the IP based network architectures and shows similarity with the discrete active networks. In CPN, there is no routing table, instead reinforcement learning (random neural networks) is used to route packets. CPN routes packets based on QoS, using measurements that are constantly collected by packets and deposited in mailboxes at routers. The applicability of the CPN concept has been demonstrated through several software implementations. However, higher data traffic and increasing packet processing demands require the implementation of this new network architecture in hardware. In this paper, we present a network processor architecture, which supports this learning based protocol.

KW - routing protocols

KW - active networks

KW - neural net architecture

KW - quality of service

U2 - 10.1109/NEWCAS.2004.1359081

DO - 10.1109/NEWCAS.2004.1359081

M3 - Conference Contribution (Conference Proceeding)

SN - 0780383222

VL - 1

SP - 261

EP - 264

BT - 2nd Annual IEEE Northeast Workshop on Circuits and Systems, Montreal, Canada

PB - Institute of Electrical and Electronics Engineers (IEEE)

T2 - 2nd IEEE Northeast Workshop on Circuits and Systems

Y2 - 1 June 2004

ER -

A network processor for a learning based routing protocol

Abstract

Conference

Bibliographical note

Keywords

Access to Document

Handle.net

Fingerprint

Cite this