A new design technique for sub-nanosecond delay and 200 V/ns power supply slew-tolerant floating voltage level shifters for GaN SMPS

Dawei Liu*, Simon Hollis, Bernard Stark

*Corresponding author for this work

Research output: Contribution to journalArticle (Academic Journal)peer-review

9 Citations (Scopus)
343 Downloads (Pure)

Fingerprint

Dive into the research topics of 'A new design technique for sub-nanosecond delay and 200 V/ns power supply slew-tolerant floating voltage level shifters for GaN SMPS'. Together they form a unique fingerprint.

Engineering & Materials Science