Skip to main navigation Skip to search Skip to main content

A Novel Soft Error Tolerant Low Power RAM Architecture

  • Argyrides Costas
  • , Lisboa Carlo
  • , [No Value] Luigi Carro
  • , Dhiraj Pradhan

    Research output: Chapter in Book/Report/Conference proceedingConference Contribution (Conference Proceeding)

    Translated title of the contributionA Novel Soft Error Tolerant Low Power RAM Architecture
    Original languageEnglish
    Title of host publication20th annual symposium on Integrated circuits and system design SBCCI '07
    Publication statusPublished - 2007

    Bibliographical note

    Other page information: -
    Conference Proceedings/Title of Journal: 20th annual symposium on Integrated circuits and system design SBCCI '07
    Other identifier: 2000730

    Cite this