Accelerating speech coding standards through SystemC- synthesized SIMD and scalar accelerators

K Koutsomyti, V Chouliaras, SR Parr, JL Nunez-Yanez, S Datta

Research output: Chapter in Book/Report/Conference proceedingConference Contribution (Conference Proceeding)

Abstract

We developed parametric data-parallel and scalar instruction set extensions for accelerating the ITU-T G.723.1 and G.729.A speech coding standards. Using a novel hybrid methodology, we synthesized the custom hardware accelerators via encapsulating the C-based descriptions of the original scalar and SIMD instruction set extensions in a hybrid, SystemC- RTL hardware wrapper and introduced it into the scalar and vector extension datapaths of a next-generation configurable, extensible multi-threaded CPU. We discuss this methodology and present a VLSI implementation of a 128-bit wide configuration of the data-parallel and scalar coprocessor attached to a dual-threaded instance of this CPU.
Translated title of the contributionAccelerating speech coding standards through SystemC- synthesized SIMD and scalar accelerators
Original languageEnglish
Title of host publicationInternational Conference on Consumer Electronics (ICCE '06), Las Vegas, USA, 7-11 January
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Pages279 - 280
Number of pages2
ISBN (Print)0780394593
DOIs
Publication statusPublished - 7 Jan 2006

Bibliographical note

Conference Proceedings/Title of Journal: IEEE International Conference on Consumer Electronics (ICCE 2006), Las Vegas, USA
Conference Organiser: IEEE

Fingerprint

Dive into the research topics of 'Accelerating speech coding standards through SystemC- synthesized SIMD and scalar accelerators'. Together they form a unique fingerprint.

Cite this