An Empirical Comparison of the RISC-V and AArch64 Instruction Sets

Research output: Chapter in Book/Report/Conference proceedingConference Contribution (Conference Proceeding)

2 Citations (Scopus)

Abstract

In this work we perform one of the first in-depth, empirical comparisons of the Arm and RISC-V instruction sets. We compare a series of benchmarks compiled with GCC 9.2 and 12.2, targeting the scalar subsets of Arm’s Armv-8a and RISC-V’s rv64g. We analyse instruction counts, critical paths and windowed critical paths to get an estimate of performance differences between the two instruction sets, determining where each has advantages and disadvantages. The results show the instruction sets are relatively closely matched on the metrics we evaluated for the benchmarks we considered, indicating that neither ISA has a large, inherent advantage over the other, architecturally.
Original languageEnglish
Title of host publicationSC-W '23
Subtitle of host publication Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing
PublisherAssociation for Computing Machinery (ACM)
Pages1557-1565
Number of pages9
ISBN (Electronic)9798400707858
DOIs
Publication statusPublished - 17 Nov 2023
EventSC-W 2023: Workshops of The International Conference on High Performance Computing, Network, Storage, and Analysis - https://sc23.supercomputing.org/program/workshops/, Denver, United States
Duration: 12 Nov 202317 Nov 2023

Conference

ConferenceSC-W 2023
Country/TerritoryUnited States
CityDenver
Period12/11/2317/11/23

Fingerprint

Dive into the research topics of 'An Empirical Comparison of the RISC-V and AArch64 Instruction Sets'. Together they form a unique fingerprint.

Cite this