An ultra low-power low-voltage class AB CMOS fully differential OpAmp

M. R. Valero*, Santiago Celma-Pueyo, N. Medrano, B. Calvo, C. Azcona

*Corresponding author for this work

Research output: Contribution to conferenceConference Paperpeer-review

15 Citations (Scopus)

Abstract

This paper presents an ultra low-power class AB operational amplifier (OpAmp) designed in a low-cost 0.18 μm CMOS technology. Rail-to-rail input operation is achieved by using complementary input pairs with adaptive bias to enhance slew-rate. A class AB output stage is employed. For low-voltage low-power operation, the transistors both in the input and the output stage are biased in the sub-threshold region. The simulated DC open loop gain is 51 dB, the unity gain frequency is 40 kHz with a 65°phase margin and the slew-rate is 0.12 V/μs with 10 pF capacitive loads. A common-mode feed-forward circuit (CMFF) increases CMRR, keeping the DC gain almost constant: its relative error remains below 1 % for a (40°C, +120°C) temperature range. The proposed OpAmp consumes only 1 μW at 0.8 V supply.

Original languageEnglish
Pages1967-1970
Number of pages4
DOIs
Publication statusPublished - 28 Sep 2012
Event2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012 - Seoul, Korea, Republic of
Duration: 20 May 201223 May 2012

Conference

Conference2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012
CountryKorea, Republic of
CitySeoul
Period20/05/1223/05/12

Fingerprint Dive into the research topics of 'An ultra low-power low-voltage class AB CMOS fully differential OpAmp'. Together they form a unique fingerprint.

Cite this