Skip to main navigation Skip to search Skip to main content

Arithmetic coding hardware accleration in a SOPC platform for advanced video compression

  • JL Nunez-Yanez
  • , VA Chouliaras

    Research output: Chapter in Book/Report/Conference proceedingConference Contribution (Conference Proceeding)

    Translated title of the contributionArithmetic coding hardware accleration in a SOPC platform for advanced video compression
    Original languageEnglish
    Title of host publicationInternational Conference on Reconfigurable Computing and FPGAs, Colima, Mexico
    Publication statusPublished - 2004

    Cite this