| Translated title of the contribution | Arithmetic coding hardware accleration in a SOPC platform for advanced video compression |
|---|---|
| Original language | English |
| Title of host publication | International Conference on Reconfigurable Computing and FPGAs, Colima, Mexico |
| Publication status | Published - 2004 |
Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver