Design and Implementation of an OpenFlow Hardware Abstraction Layer

D Parniewicz, R. Doriguzzi Corin, L. Ogrodowczyk, Mehdi Rashidi Fard, V. Fuentes, J. Matias, M. Gerola, V. Fuentes, U. Toseef, A. Zaalouk, B. Belter, E. Jacob, K. Pentikousis

Research output: Contribution to conferenceConference Paperpeer-review


OpenFlow is a leading standard for Software-Defined Networking (SDN) and has already played a significant role in reshaping network infrastructures. However, a wide range of existing pro-vider domains is still not equipped with a framework that supports wider deployment of an OpenFlow-based control plane beyond Ethernet-dominated networks. We address this gap by introducing a Hardware Abstraction Layer (HAL) which can transform legacy network elements into OpenFlow capable device. This paper describes the functional architecture of HAL in details, discusses the key design aspects and explains how HAL can support a num-ber of network device classes. In addition, this paper provides the implementation details of HAL for hardware platforms such as DOCSIS (Data over Cable Service Interface Specification) and DWDM (Dense Wavelength Division Multiplexing) which have so far received little attention by the OpenFlow research commu-nity despite their wide real-world deployment.
Original languageEnglish
Publication statusIn preparation - 2014


Dive into the research topics of 'Design and Implementation of an OpenFlow Hardware Abstraction Layer'. Together they form a unique fingerprint.

Cite this