Design of 370-ps Delay Floating-Voltage Level Shifters With 30-V/ns Power Supply Slew Tolerance

Dawei Liu, Simon J Hollis, Harry C P Dymond, Neville McNeill, Bernard H Stark

Research output: Contribution to journalArticle (Academic Journal)

11 Citations (Scopus)
930 Downloads (Pure)

Abstract

A new design method for producing high-performance and power-rail slew-tolerant floating-voltage level shifters is presented, offering increased speed, reduced power consumption, and smaller layout area compared with previous designs. The method uses an energy-saving pulse-triggered input, a high-bandwidth current mirror, and a simple full latch composed of two inverters. A number of optimizations are explored in detail, resulting in a presented design with a dVdd/dt slew immunity of 30 V/ns, and near-zero static power dissipation in a 180-nm technology. Experimental results show a delay of below 370 ps for a level-shift range of 8-20 V. Postlayout simulation puts the energy consumption at 2.6 pJ/bit at 4 V and 7.2 pJ/bit at 20 V, with near symmetric rise and fall delays.

Original languageEnglish
Article number7410045
Pages (from-to)688-692
Number of pages5
JournalIEEE Transactions on Circuits and Systems II: Express Briefs
Volume63
Issue number7
Early online date18 Feb 2016
DOIs
Publication statusPublished - 23 Jun 2016

Keywords

  • Area efficient
  • dV/dt slewing immunity
  • energy efficiency
  • floating level shifter
  • high speed
  • low power

Fingerprint Dive into the research topics of 'Design of 370-ps Delay Floating-Voltage Level Shifters With 30-V/ns Power Supply Slew Tolerance'. Together they form a unique fingerprint.

Cite this