Design of a novel delayed LMS decision feedback equaliser for HIPERLAN/1 FPGA implementation

Yong Sun; AR Nix; David Bull; D Milford; H de Beauchesne; R Sperling; PH Rouzet

doi:10.1109/VETEC.1999.778065

Abstract

This paper presents the investigation of a new equaliser algorithm and architecture optimised for low cost FPGA implementation. The design was performed as part of the ESPRIT WINHOME project and is fully compliant with the European third generation HIPERLAN/1 wireless LAN standard. The equaliser supports GMSK modulation at an instantaneous transmission data-rate of just under 24 Mbits/s. In this paper the equaliser algorithm and pipelined DLMS DFE architecture is presented. Issues such as signal quantisation, bit and frame synchronisation and frequency offset correction are discussed in detail. The final structure is shown to achieve considerable hardware simplification together with improved performance when compared to a standard implementation of the complex LMS equaliser.

Original language	English
Pages	300 - 304
DOIs	https://doi.org/10.1109/VETEC.1999.778065
Publication status	Published - May 1999

Bibliographical note

Sponsorship: This work was performed as part of the ESPRIT
WINHOME project (25048).

Terms of use: Copyright © 1999 IEEE. Reprinted from Proceedings of IEEE Vehicular Technology Conference, Spring 1999. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Bristol's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to [email protected].

By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

Name of Conference: 49th Vehicular Technology Conference 1999 (VTC 1999-Spring)
Venue of Conference: Houston, TX

Access to Document

10.1109/VETEC.1999.778065

Sun IEEE VTC Spring1999Accepted author manuscript, 653 KB

http://hdl.handle.net/1983/361

Handle.net

Persistent link

Cite this

@conference{9a04fbbc71b94d969e83e2f0620b11d9,

title = "Design of a novel delayed LMS decision feedback equaliser for HIPERLAN/1 FPGA implementation",

abstract = "This paper presents the investigation of a new equaliser algorithm and architecture optimised for low cost FPGA implementation. The design was performed as part of the ESPRIT WINHOME project and is fully compliant with the European third generation HIPERLAN/1 wireless LAN standard. The equaliser supports GMSK modulation at an instantaneous transmission data-rate of just under 24 Mbits/s. In this paper the equaliser algorithm and pipelined DLMS DFE architecture is presented. Issues such as signal quantisation, bit and frame synchronisation and frequency offset correction are discussed in detail. The final structure is shown to achieve considerable hardware simplification together with improved performance when compared to a standard implementation of the complex LMS equaliser.",

author = "Yong Sun and AR Nix and David Bull and D Milford and {de Beauchesne}, H and R Sperling and PH Rouzet",

note = "Sponsorship: This work was performed as part of the ESPRIT WINHOME project (25048). Terms of use: Copyright {\textcopyright} 1999 IEEE. Reprinted from Proceedings of IEEE Vehicular Technology Conference, Spring 1999. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Bristol's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to [email protected]. By choosing to view this document, you agree to all provisions of the copyright laws protecting it. Name of Conference: 49th Vehicular Technology Conference 1999 (VTC 1999-Spring) Venue of Conference: Houston, TX",

year = "1999",

month = may,

doi = "10.1109/VETEC.1999.778065",

language = "English",

pages = "300 -- 304",

}

TY - CONF

T1 - Design of a novel delayed LMS decision feedback equaliser for HIPERLAN/1 FPGA implementation

AU - Sun, Yong

AU - Nix, AR

AU - Bull, David

AU - Milford, D

AU - de Beauchesne, H

AU - Sperling, R

AU - Rouzet, PH

N1 - Sponsorship: This work was performed as part of the ESPRIT WINHOME project (25048). Terms of use: Copyright © 1999 IEEE. Reprinted from Proceedings of IEEE Vehicular Technology Conference, Spring 1999. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Bristol's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to [email protected]. By choosing to view this document, you agree to all provisions of the copyright laws protecting it. Name of Conference: 49th Vehicular Technology Conference 1999 (VTC 1999-Spring) Venue of Conference: Houston, TX

PY - 1999/5

Y1 - 1999/5

N2 - This paper presents the investigation of a new equaliser algorithm and architecture optimised for low cost FPGA implementation. The design was performed as part of the ESPRIT WINHOME project and is fully compliant with the European third generation HIPERLAN/1 wireless LAN standard. The equaliser supports GMSK modulation at an instantaneous transmission data-rate of just under 24 Mbits/s. In this paper the equaliser algorithm and pipelined DLMS DFE architecture is presented. Issues such as signal quantisation, bit and frame synchronisation and frequency offset correction are discussed in detail. The final structure is shown to achieve considerable hardware simplification together with improved performance when compared to a standard implementation of the complex LMS equaliser.

AB - This paper presents the investigation of a new equaliser algorithm and architecture optimised for low cost FPGA implementation. The design was performed as part of the ESPRIT WINHOME project and is fully compliant with the European third generation HIPERLAN/1 wireless LAN standard. The equaliser supports GMSK modulation at an instantaneous transmission data-rate of just under 24 Mbits/s. In this paper the equaliser algorithm and pipelined DLMS DFE architecture is presented. Issues such as signal quantisation, bit and frame synchronisation and frequency offset correction are discussed in detail. The final structure is shown to achieve considerable hardware simplification together with improved performance when compared to a standard implementation of the complex LMS equaliser.

U2 - 10.1109/VETEC.1999.778065

DO - 10.1109/VETEC.1999.778065

M3 - Conference Abstract

SP - 300

EP - 304

ER -