Development of custom vector accelerator for high-performance speech coding

VA Chouliaras, JL Nunez-Yanez, K Koutsomyti, SR Parr, DJ Mulvaney, S Datta

Research output: Contribution to journalArticle (Academic Journal)

6 Citations (Scopus)

Abstract

The addition of custom vector instructions to the G.729A speech coding algorithm is shown to reduce significantly its computational complexity. The identified vector extensions are implemented in the form of a configurable vector accelerator, tightly coupled to a 32 bit Sparc V8-compliant reduced instruction set (RISC) processor. Architectural simulation demonstrates that a reduction in complexity of up 60%, for a vector length of sixteen 16 bit elements, is achievable in current VLSI technology.
Translated title of the contributionDevelopment of custom vector accelerator for high-performance speech coding
Original languageEnglish
Article numberIssue 24
Pages (from-to)1559 - 1561
Number of pages3
JournalElectronics Letters
Volume40
DOIs
Publication statusPublished - Nov 2004

Bibliographical note

Publisher: Institution of Electrical Engineers (IEE)

Fingerprint Dive into the research topics of 'Development of custom vector accelerator for high-performance speech coding'. Together they form a unique fingerprint.

Cite this