EBIST: a novel test generator with built-in fault detection capability

DK Pradhan, C Liu

Research output: Contribution to journalArticle (Academic Journal)peer-review

10 Citations (Scopus)


A novel design methodology for test pattern generation in built-in self-test (BIST) is proposed. Experimental results are presented to demonstrate how a fault in the test pattern generator (TPG) itself can have serious consequences, a problem that has not been investigated. A solution is presented here, where the faults and errors in the generator itself are detected during the test in the TPG itself. This provides several major advantages, including the ability to distinguish between TPG and circuit under test (CUT) faults. In addition, this will ensure that there is no loss of fault coverage for the CUT caused by a fault in the TPG. Two different design methodologies are presented: The first guarantees all single fault/error detection, the second capable of detecting multiple faults and errors. The proposed linear feedback shift registers (LFSRs) do not have additional hardware overhead. Importantly, the test patterns generated have the potential to achieve superior fault coverage for both stuck-at and transition faults.
Translated title of the contributionEBIST: a novel test generator with built-in fault detection capability
Original languageEnglish
Pages (from-to)1457 - 1466
Number of pages10
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume24 (9)
Publication statusPublished - Sept 2005

Bibliographical note

Publisher: IEEE
Other: http://www.cs.bris.ac.uk/Publications/pub_info.jsp?id=2000331


Dive into the research topics of 'EBIST: a novel test generator with built-in fault detection capability'. Together they form a unique fingerprint.

Cite this