Projects per year
Abstract
Even given a state-of-the-art masking scheme, masked software implementation of some cryptography functionality can pose significant challenges stemming, e.g., from simultaneous requirements for efficiency and security. In this paper we design an Instruction Set Extension (ISE) to address a specific element of said challenge, namely the elimination of leakage stemming from architectural and microarchitectural overwriting. Conceptually, the ISE allows a leakage-focused behavioural hint to be communicated from software to the micro-architecture: using it informs how computation is realised when applied to masking-specific data, which then offers an opportunity to eliminate associated leakage. We develop prototype, latencyand area-optimised implementations of the ISE design based on the RISC-V Ibex core. Using them, we demonstrate that use of the ISE can close the gap between assumptions about and actual behaviour of a device and thereby deliver an improved security guarantee.
Original language | English |
---|---|
Pages (from-to) | 329-358 |
Number of pages | 30 |
Journal | IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES) |
Volume | 2024 |
Issue number | 2 |
DOIs | |
Publication status | Published - 12 Mar 2024 |
Bibliographical note
Publisher Copyright:© 2024, Ruhr-University of Bochum. All rights reserved.
Keywords
- side-channel attack, masking, RISC-V, ISE
Fingerprint
Dive into the research topics of 'eLIMInate: a Leakage-focused ISE for Masked Implementation'. Together they form a unique fingerprint.Projects
- 1 Finished
-
SCARV: A side-channel hardened RISC-V platform
Page, D. (Principal Investigator)
1/02/18 → 31/01/24
Project: Research