Error Tolerant Dual Basis Bit Parallel Systolic Multiplication Architecture over GF(2m)

A.K. Singh, A Bera, H. Rahaman, Jimson Mathew, Pradhan Dhiraj

Research output: Chapter in Book/Report/Conference proceedingConference Contribution (Conference Proceeding)

1 Citation (Scopus)

Fingerprint

Dive into the research topics of 'Error Tolerant Dual Basis Bit Parallel Systolic Multiplication Architecture over GF(2m)'. Together they form a unique fingerprint.

Computer Science