Projects per year
Heterogeneous processors, formed by binary compatible CPU cores with different microarchitectures, enable energy reductions by better matching processing capabilities and software application requirements. This new hardware platform requires novel techniques to manage power and energy to fully utilize its capabilities, particularly regarding the mapping of workloads to appropriate cores. In this paper we validate relevant published work related to power modelling for heterogeneous systems and propose a new approach for developing run-Time power models that uses a hybrid set of physical predictors, performance events and CPU state information. We demonstrate the accuracy of this approach compared with the state-of-The-Art and its applicability to energy aware scheduling. Our results are obtained on a commercially available platform built around the Samsung Exynos 5 Octa SoC, which features the ARM big.LITTLE heterogeneous architecture.
|Title of host publication||2015 IEEE 13th International Conference on Embedded and Ubiquitous Computing (EUC 2015)|
|Subtitle of host publication||Proceedings of a meeting held 21-23 October 2015, Porto, Portugal|
|Publisher||Institute of Electrical and Electronics Engineers (IEEE)|
|Number of pages||6|
|Publication status||Published - Mar 2016|
|Event||13th IEEE/IFIP International Conference on Embedded and Ubiquitous Computing, EUC 2015 - Porto, Portugal|
Duration: 21 Oct 2015 → 23 Oct 2015
|Conference||13th IEEE/IFIP International Conference on Embedded and Ubiquitous Computing, EUC 2015|
|Period||21/10/15 → 23/10/15|
- ARM big.LITTLE
- Performance counters
- Power modelling
FingerprintDive into the research topics of 'Evaluation of Hybrid Run-Time Power Models for the ARM Big.LITTLE Architecture'. Together they form a unique fingerprint.
- 1 Finished