Exploiting low power circuit topologies for soft error mitigation

N. N. Mahatme, I. Chatterjee, S. Jagannathan, N. Gaspard, T. Assis, S. J. Wen, R. Wong, B. L. Bhuva

Research output: Chapter in Book/Report/Conference proceedingConference Contribution (Conference Proceeding)

Fingerprint Dive into the research topics of 'Exploiting low power circuit topologies for soft error mitigation'. Together they form a unique fingerprint.

Engineering & Materials Science