High-performance arithmetic coding VLSI macro for the H264 video compression standard

JL Nunez-Yanez; VA Chouliaras

doi:10.1109/TCE.2005.1405712

High-performance arithmetic coding VLSI macro for the H264 video compression standard

JL Nunez-Yanez, VA Chouliaras

Department of Electrical & Electronic Engineering

Research output: Contribution to journal › Article (Academic Journal) › peer-review

20 Citations (Scopus)

355 Downloads (Pure)

Abstract

This paper investigates the algorithmic complexity of arithmetic coding in the new H264 video coding standard and proposes a processor-coprocessor architecture to reduce it by more than an order of magnitude. The proposed coprocessor is based on an innovative algorithm known as the MZ-coder and maintains the original coding efficiency via a low-complexity, multiplication-free, non-stalling, fully pipelined architecture. The coprocessor achieves a constant throughput for both coding and decoding processes of 1 symbol per cycle and is designed to be attached to a controlling embedded RISC CPU whose instruction set has been extended with arithmetic coding instructions.

Translated title of the contribution	High-performance arithmetic coding VLSI macro for the H264 video compression standard
Original language	English
Pages (from-to)	144-151
Number of pages	8
Journal	IEEE Transactions on Consumer Electronics
Volume	51
Issue number	1
DOIs	https://doi.org/10.1109/TCE.2005.1405712
Publication status	Published - Feb 2005

Bibliographical note

Publisher: Institute of Electrical and Electronics Engineers (IEEE)

Access to Document

10.1109/TCE.2005.1405712

MacroSubmitted manuscript, 182 KB

Cite this

@article{86a0ffa6ff1049a782dd088b53fad671,

title = "High-performance arithmetic coding VLSI macro for the H264 video compression standard",

abstract = "This paper investigates the algorithmic complexity of arithmetic coding in the new H264 video coding standard and proposes a processor-coprocessor architecture to reduce it by more than an order of magnitude. The proposed coprocessor is based on an innovative algorithm known as the MZ-coder and maintains the original coding efficiency via a low-complexity, multiplication-free, non-stalling, fully pipelined architecture. The coprocessor achieves a constant throughput for both coding and decoding processes of 1 symbol per cycle and is designed to be attached to a controlling embedded RISC CPU whose instruction set has been extended with arithmetic coding instructions.",

author = "JL Nunez-Yanez and VA Chouliaras",

note = "Publisher: Institute of Electrical and Electronics Engineers (IEEE)",

year = "2005",

month = feb,

doi = "10.1109/TCE.2005.1405712",

language = "English",

volume = "51",

pages = "144--151",

journal = "IEEE Transactions on Consumer Electronics",

issn = "0098-3063",

publisher = "Institute of Electrical and Electronics Engineers",

number = "1",

}

TY - JOUR

T1 - High-performance arithmetic coding VLSI macro for the H264 video compression standard

AU - Nunez-Yanez, JL

AU - Chouliaras, VA

N1 - Publisher: Institute of Electrical and Electronics Engineers (IEEE)

PY - 2005/2

Y1 - 2005/2

N2 - This paper investigates the algorithmic complexity of arithmetic coding in the new H264 video coding standard and proposes a processor-coprocessor architecture to reduce it by more than an order of magnitude. The proposed coprocessor is based on an innovative algorithm known as the MZ-coder and maintains the original coding efficiency via a low-complexity, multiplication-free, non-stalling, fully pipelined architecture. The coprocessor achieves a constant throughput for both coding and decoding processes of 1 symbol per cycle and is designed to be attached to a controlling embedded RISC CPU whose instruction set has been extended with arithmetic coding instructions.

AB - This paper investigates the algorithmic complexity of arithmetic coding in the new H264 video coding standard and proposes a processor-coprocessor architecture to reduce it by more than an order of magnitude. The proposed coprocessor is based on an innovative algorithm known as the MZ-coder and maintains the original coding efficiency via a low-complexity, multiplication-free, non-stalling, fully pipelined architecture. The coprocessor achieves a constant throughput for both coding and decoding processes of 1 symbol per cycle and is designed to be attached to a controlling embedded RISC CPU whose instruction set has been extended with arithmetic coding instructions.

U2 - 10.1109/TCE.2005.1405712

DO - 10.1109/TCE.2005.1405712

M3 - Article (Academic Journal)

VL - 51

SP - 144

EP - 151

JO - IEEE Transactions on Consumer Electronics

JF - IEEE Transactions on Consumer Electronics

SN - 0098-3063

IS - 1

ER -

High-performance arithmetic coding VLSI macro for the H264 video compression standard

Abstract

Bibliographical note

Access to Document

Fingerprint

Cite this