Inter and Intra-core Power Modelling for Single-ISA Heterogeneous Processors

Research output: Contribution to journalArticle (Academic Journal)

Abstract

This research presents a systematic methodology for producting accurate power models for single Instruction Set Architecture(ISA) heterogeneous processors. We use the hardware event counters from the processor Performance Monitoring Unit(PMU) to accurately capture the CPU states and Ordinary Least Squares(OLS), assisted by automated event selection algorithms, to compute the power models. Several estimators for single-thread and multi-thread benchmarks are proposed capable of performing power predications across different frequency levels for one processor as well as between the heterogeneous processors with less than 3% error. The models are compared to related work showing significant improvement in accuracy and good computational efficiency which makes them suitable for run-time deployment.
Original languageEnglish
JournalInternational Journal of Embedded Systems
Volume12
Issue number3
Early online date28 Apr 2020
DOIs
Publication statusE-pub ahead of print - 28 Apr 2020

Keywords

  • big.LITTLE System-on-Chip
  • Linear Regression
  • Ordinary Least Squares
  • Hardware Performance Events
  • Automated Event Selection

Fingerprint Dive into the research topics of 'Inter and Intra-core Power Modelling for Single-ISA Heterogeneous Processors'. Together they form a unique fingerprint.

  • Cite this