Skip to main navigation Skip to search Skip to main content

Layout, Performance and Power Trade-Offs in Mesh-Based Network-on-Chip Architectures

  • Dinesh Pamunuwa
  • , Johnny Öberg
  • , Li-Rong Zheng
  • , Mikael Millberg
  • , Axel Jantsch
  • , Hannu Tenhunen

Research output: Chapter in Book/Report/Conference proceedingConference Contribution (Conference Proceeding)

Original languageUndefined/Unknown
Title of host publicationProc. IFIP International Conference on Very Large Scale Integration (VLSI-SoC)
Pages362
Number of pages1
Publication statusPublished - 2003

Research Groups and Themes

  • Photonics and Quantum

Cite this