Low Latency and Energy Efficient Scalable Architecture for Massive NoCs Using Generalized de Bruijn Graph

Mohammad Hosseinabady*, Mohammad Reza Kakoee, Jimson Mathew, Dhiraj K. Pradhan

*Corresponding author for this work

Research output: Contribution to journalArticle (Academic Journal)peer-review

12 Citations (Scopus)

Abstract

Employing thousands of cores in a single chip is the natural trend to handle the ever increasing performance requirements of complex applications such as those used in graphics and multimedia processing. System-on-chips (SoCs) platforms based on network-on-chips (NoCs) could be a viable option for the deployment of large multicore designs with thousands of cores. This paper proposes the generalized binary de Bruijn (GBDB) graph as a reliable and efficient network topology for a large NoC. We propose a reliable routing algorithm to detour a faulty channel between two adjacent switches. In addition, using integer linear programming, we propose an optimal tile-based implementation for a GBDB-based NoC in which the number of channels is less than that of Torus which has the same number of links. Our experimental results show that the latency and energy consumption of the generalized de Bruijn graph are much less than those of Mesh and Torus. The low energy consumption of a de Bruijn graph-based NoC makes it suitable for portable devices which have to operate on limited batteries. Also, the gate level implementation of the proposed reliable routing shows small area, power, and timing overheads due to the proposed reliable routing algorithm.

Translated title of the contributionLow Latency and Energy Efficient Scalable Architecture for Massive NoCs Using Generalized de Bruijn Graph
Original languageEnglish
Article number-
Pages (from-to)1469-1480
Number of pages12
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume19
Issue number8
DOIs
Publication statusPublished - Aug 2011

Bibliographical note

Other identifier: 2001233

Keywords

  • CHIP
  • network-on-chip (NoC)
  • VLSI
  • Generalized de Bruijn graph
  • DEBRUIJN DIGRAPHS
  • LAYOUT
  • NETWORKS

Fingerprint Dive into the research topics of 'Low Latency and Energy Efficient Scalable Architecture for Massive NoCs Using Generalized de Bruijn Graph'. Together they form a unique fingerprint.

Cite this