Low latency low power bit flipping algorithms for LDPC decoding

MR Ismail, I Ahmed, JP Coon, SMD Armour, T Koçak, JP McGeehan

Research output: Chapter in Book/Report/Conference proceedingConference Contribution (Conference Proceeding)

12 Citations (Scopus)
1364 Downloads (Pure)

Abstract

Low Density Parity Check (LDPC) codes have been adopted in a number of wired and wireless communication standards due to their improved error correcting ability and relatively simple decoder structure. However, for very high throughput systems operating in the multi-Gb/s range conventional decoding methods based on message passing are limited, due largely to the sheer volume of messages being exchanged. Thus, simpler decoding methods have been proposed such as bit flipping permitting efficient and fast hardware implementation. This paper presents two new bit flipping algorithm designed to reduce latency and power consumption. For a small loss in bit error rate performance (0.5 dB) we show how the application of an early stopping criteria uses 89% fewer iterations compared to a similar published algorithm. We also present a method for reducing power consumption by placing processing elements into a quiescent state based on a bit-local metric. Using this technique we show a potential reduction in power consumption of 76%.
Translated title of the contributionLow latency low power bit flipping algorithms for LDPC decoding
Original languageEnglish
Title of host publicationIEEE 21st International Symposium on Personal, Indoor and Mobile Radio Communications 2010 (PIMRC 2010), Istanbul, Turkey
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Pages278 - 282
Number of pages4
ISBN (Print)9781424480159
DOIs
Publication statusPublished - Sep 2010
Event21st International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC) - Istanbul, Turkey
Duration: 1 Sep 2010 → …

Conference

Conference21st International Symposium on Personal, Indoor and Mobile Radio Communications (PIMRC)
CountryTurkey
CityIstanbul
Period1/09/10 → …

Bibliographical note

Rose publication type: Conference contribution

Sponsorship: The authors would like to thank Toshiba TRL and its directors for supporting this work.

Terms of use: Copyright © 2010 IEEE. Reprinted from IEEE 21st International Symposium on Personal, Indoor and Mobile Radio Communications 2010 (PIMRC 2010).

This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Bristol's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to pubs-permissions@ieee.org.

By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

Keywords

  • LDPC decoding

Fingerprint Dive into the research topics of 'Low latency low power bit flipping algorithms for LDPC decoding'. Together they form a unique fingerprint.

Cite this