Matrix Codes: Multiple Bit Upsets Tolerant Method for SRAM Memories

Argyrides Costas; Zarandi Hamid; Dhiraj Pradhan

Matrix Codes: Multiple Bit Upsets Tolerant Method for SRAM Memories

Argyrides Costas
, Zarandi Hamid
, Dhiraj Pradhan

Research output: Chapter in Book/Report/Conference proceeding › Conference Contribution (Conference Proceeding)

55 Citations (Scopus)

Translated title of the contribution	Matrix Codes: Multiple Bit Upsets Tolerant Method for SRAM Memories
Original language	English
Title of host publication	22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'07)
Publication status	Published - 2007

Bibliographical note

Other page information: -
Conference Proceedings/Title of Journal: 22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'07)
Other identifier: 2000733

Access to Document

http://www.cs.bris.ac.uk/Publications/pub_master.jsp?id=2000733

Handle.net

Persistent link

Cite this

@inproceedings{3d35e9c2d9fb4a0dbb059824b4428726,

title = "Matrix Codes: Multiple Bit Upsets Tolerant Method for SRAM Memories",

author = "Argyrides Costas and Zarandi Hamid and Dhiraj Pradhan",

note = "Other page information: - Conference Proceedings/Title of Journal: 22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'07) Other identifier: 2000733",

year = "2007",

language = "English",

booktitle = "22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'07)",

}

TY - GEN

T1 - Matrix Codes: Multiple Bit Upsets Tolerant Method for SRAM Memories

AU - Costas, Argyrides

AU - Hamid, Zarandi

AU - Pradhan, Dhiraj

N1 - Other page information: - Conference Proceedings/Title of Journal: 22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'07) Other identifier: 2000733

PY - 2007

Y1 - 2007

M3 - Conference Contribution (Conference Proceeding)

BT - 22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'07)

ER -