MIMO detection in analog VLSI

J Soler Garrido; RJ Piechocki; DP McNamara; K Maharatna

doi:10.1109/ISCAS.2006.1693728

MIMO detection in analog VLSI

J Soler Garrido, RJ Piechocki, DP McNamara, K Maharatna

Research output: Chapter in Book/Report/Conference proceeding › Conference Contribution (Conference Proceeding)

1 Citation (Scopus)

513 Downloads (Pure)

Abstract

In this paper we propose an analog VLSI approach to maximum a posteriori (MAP) detection in multiple-input multiple-output (MIMO) systems. This detector can be seen as an extension of the well known analog decoding concept for error correcting codes, as it is constructed using similar building blocks. Therefore, it can naturally interact with analog decoders in order to perform turbo detection in MIMO systems. First transistor-level simulations for a small analog MIMO detector in a 0.25/spl mu/m BiCMOS process agree well with floating-point digital simulations

Translated title of the contribution	MIMO detection in analog VLSI
Original language	English
Title of host publication	International Symposium on Circuits and Systems, Kos, Greece
Publisher	Institute of Electrical and Electronics Engineers (IEEE)
Pages	4895 - 4898
Volume	1
ISBN (Print)	0780393902
DOIs	https://doi.org/10.1109/ISCAS.2006.1693728
Publication status	Published - May 2006
Event	International Symposium on Circuits and Systems, 2006 - Kos, Greece Duration: 21 Jan 2006 → 24 Jan 2006

Conference

Conference	International Symposium on Circuits and Systems, 2006
Country/Territory	Greece
City	Kos
Period	21/01/06 → 24/01/06

Bibliographical note

Conference Proceedings/Title of Journal: IEEE International Symposium on Circuits and Systems (ISCAS 2006)
Rose publication type: Conference contribution

Sponsorship: This research is sponsored by Toshiba TRL

Terms of use: Copyright © 2006 IEEE. Reprinted from Proceedings of IEEE International Symposium on Circuits and Systems. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Bristol's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to [email protected].

By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

Access to Document

10.1109/ISCAS.2006.1693728

Garrido IEEE ISCAS 2006Accepted author manuscript, 363 KB

http://hdl.handle.net/1983/857

Handle.net

Persistent link

Cite this

@inproceedings{fc1388c978034d1a8cbf0182b1535a82,

title = "MIMO detection in analog VLSI",

abstract = "In this paper we propose an analog VLSI approach to maximum a posteriori (MAP) detection in multiple-input multiple-output (MIMO) systems. This detector can be seen as an extension of the well known analog decoding concept for error correcting codes, as it is constructed using similar building blocks. Therefore, it can naturally interact with analog decoders in order to perform turbo detection in MIMO systems. First transistor-level simulations for a small analog MIMO detector in a 0.25/spl mu/m BiCMOS process agree well with floating-point digital simulations",

author = "{Soler Garrido}, J and RJ Piechocki and DP McNamara and K Maharatna",

note = "Conference Proceedings/Title of Journal: IEEE International Symposium on Circuits and Systems (ISCAS 2006) Rose publication type: Conference contribution Sponsorship: This research is sponsored by Toshiba TRL Terms of use: Copyright {\textcopyright} 2006 IEEE. Reprinted from Proceedings of IEEE International Symposium on Circuits and Systems. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Bristol's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to [email protected]. By choosing to view this document, you agree to all provisions of the copyright laws protecting it. ; International Symposium on Circuits and Systems, 2006 ; Conference date: 21-01-2006 Through 24-01-2006",

year = "2006",

month = may,

doi = "10.1109/ISCAS.2006.1693728",

language = "English",

isbn = "0780393902",

volume = "1",

pages = "4895 -- 4898",

booktitle = "International Symposium on Circuits and Systems, Kos, Greece",

publisher = "Institute of Electrical and Electronics Engineers (IEEE)",

address = "United States",

}

TY - GEN

T1 - MIMO detection in analog VLSI

AU - Soler Garrido, J

AU - Piechocki, RJ

AU - McNamara, DP

AU - Maharatna, K

N1 - Conference Proceedings/Title of Journal: IEEE International Symposium on Circuits and Systems (ISCAS 2006) Rose publication type: Conference contribution Sponsorship: This research is sponsored by Toshiba TRL Terms of use: Copyright © 2006 IEEE. Reprinted from Proceedings of IEEE International Symposium on Circuits and Systems. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Bristol's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to [email protected]. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.

PY - 2006/5

Y1 - 2006/5

N2 - In this paper we propose an analog VLSI approach to maximum a posteriori (MAP) detection in multiple-input multiple-output (MIMO) systems. This detector can be seen as an extension of the well known analog decoding concept for error correcting codes, as it is constructed using similar building blocks. Therefore, it can naturally interact with analog decoders in order to perform turbo detection in MIMO systems. First transistor-level simulations for a small analog MIMO detector in a 0.25/spl mu/m BiCMOS process agree well with floating-point digital simulations

AB - In this paper we propose an analog VLSI approach to maximum a posteriori (MAP) detection in multiple-input multiple-output (MIMO) systems. This detector can be seen as an extension of the well known analog decoding concept for error correcting codes, as it is constructed using similar building blocks. Therefore, it can naturally interact with analog decoders in order to perform turbo detection in MIMO systems. First transistor-level simulations for a small analog MIMO detector in a 0.25/spl mu/m BiCMOS process agree well with floating-point digital simulations

U2 - 10.1109/ISCAS.2006.1693728

DO - 10.1109/ISCAS.2006.1693728

M3 - Conference Contribution (Conference Proceeding)

SN - 0780393902

VL - 1

SP - 4895

EP - 4898

BT - International Symposium on Circuits and Systems, Kos, Greece

PB - Institute of Electrical and Electronics Engineers (IEEE)

T2 - International Symposium on Circuits and Systems, 2006

Y2 - 21 January 2006 through 24 January 2006

ER -

MIMO detection in analog VLSI

Abstract

Conference

Bibliographical note

Access to Document

Handle.net

Fingerprint

Cite this