Minimal-Power, Delay-Balanced Smart Repeaters for Global Interconnects in the Nanometer Regime

Weerasekera R., D Pamunuwa, Zheng L-R., Tenhunen H.

Research output: Contribution to journalArticle (Academic Journal)peer-review

7 Citations (Scopus)

Abstract

A smart repeater is proposed for driving capacitively-coupled, global-length on-chip interconnects that alters its drive strength dynamically to match the relative bit pattern on the wires and thus the effective capacitive load. This is achieved by partitioning the driver into main and assistant drivers; for a higher effective load capacitance both drivers switch, while for a lower effective capacitance the assistant driver is quiet. In a UMC 0.18-mum technology the potential energy saving is around 10% and the reduction in jitter 20%, in comparison to a traditional repeater for typical global wire lengths. It is also shown that the average energy saving for nanometer technologies is in the range of 20% to 25%. The driver architecture exploits the fact that as feature sizes decrease, the capacitive load per transistor shrinks, whereas global wire loads remain relatively unchanged. Hence, the smaller the technology, the greater the potential saving.
Translated title of the contributionMinimal-Power, Delay-Balanced Smart Repeaters for Global Interconnects in the Nanometer Regime
Original languageEnglish
Pages (from-to)589 - 593
Number of pages4
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume16
Issue number5
DOIs
Publication statusPublished - May 2008

Fingerprint Dive into the research topics of 'Minimal-Power, Delay-Balanced Smart Repeaters for Global Interconnects in the Nanometer Regime'. Together they form a unique fingerprint.

Cite this