Modeling the Computational Efficiency of 2-D and 3-D Silicon Processors for Early Chip Planning
- Matthew Grange
- , Axel Jantsch
- , Roshan Weerasekera
- , Dinesh Pamunuwa
Research output: Chapter in Book/Report/Conference proceeding › Conference Contribution (Conference Proceeding)
3
Citations
(Scopus)