— In this article we present a novel design of a hardware optimal vectoring CORDIC processor. We present a mathematical theory to show that using bipolar binary notation it is possible to eliminate all the arithmetic computations required along the z-datapath. Using this technique it is possible to achieve three and 1.5 times reduction in the number of registers and adder respectively compared to conventional CORDIC. Following this, a 16-bit vectoring CORDIC is designed for the application in Synchronizer for IEEE 802.11a standard. The total area and dynamic power consumption of the processor is 0.14 mm2 and 700μW respectively when synthesized in 0.18μm CMOS library which shows its effectiveness as a low-area low-power processor.
|Translated title of the contribution||On the Hardware Reduction of z-Datapath of Vectoring CORDIC|
|Title of host publication||IEEE International Conference on Circuits and Systems, (ISCAS 2007), USA|
|Publisher||Institute of Electrical and Electronics Engineers (IEEE)|
|Publication status||Published - 2007|
Bibliographical noteOther page information: -
Conference Proceedings/Title of Journal: IEEE International Conference on Circuits and Systems, (ISCAS 2007), USA
Other identifier: 2000663