Predictable instruction caching for media processors

James P J Irwin, Daniel Page, David May, Henk L Muller

Research output: Chapter in Book/Report/Conference proceedingConference Contribution (Conference Proceeding)

7 Citations (Scopus)

Abstract

The determinism of instruction cache performance can be considered a major problem in multi-media devices which hope to maximise their quality of service. If instructions are evicted from the cache by competing blocks of code, the running application will take significantly longer to execute than if the instructions were present. Since it is difficult to predict when this interference will occur, the performance of the algorithm at a given point in time is unclear. We propose the use of an automatically configured partitioned cache to protect regions of the application code from each other and hence minimise interference. As well as being specialised to the purpose of providing predictable performance, this cache can be specialised to the application being run, rather than for the average case, using simple compiler algorithms.
Original languageEnglish
Title of host publicationApplication-specific Systems, Architectures and Processors - ASAP 2002
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Pages141 - 150
Number of pages9
Publication statusPublished - 2002

Fingerprint Dive into the research topics of 'Predictable instruction caching for media processors'. Together they form a unique fingerprint.

  • Cite this

    Irwin, J. P. J., Page, D., May, D., & Muller, H. L. (2002). Predictable instruction caching for media processors. In Application-specific Systems, Architectures and Processors - ASAP 2002 (pp. 141 - 150). Institute of Electrical and Electronics Engineers (IEEE).