This paper presents realisation techniques for IIR digital filters based on the primitive operator graph synthesis method. The approach exploits the redundancy present in the filter multiplier structure when the coefficients are invariant allowing partial result reuse throughout the filter structure. Results are presented for a range of elliptic filters with varying wordlength and order, realised using direct form, parallel and cascade structures. These show significant savings when compared with the equivalent canonical signed digit multiplier coding scheme.
|Translated title of the contribution||Realisation Techniques for Primitive Operator Infinite Impulse Response Digital Filters|
|Title of host publication||Unknown|
|Publisher||Institute of Electrical and Electronics Engineers (IEEE)|
|Pages||607 - 610|
|Number of pages||3|
|ISBN (Print)||078032813, 0780312813|
|Publication status||Published - May 1993|
|Event||IEEE International Symposium on Circuits and Systems, 1993 (ISCAS '93) - Chicago, IL, United States|
Duration: 1 May 1993 → …
|Conference||IEEE International Symposium on Circuits and Systems, 1993 (ISCAS '93)|
|Period||1/05/93 → …|
Bibliographical noteConference Proceedings/Title of Journal: Proc. IEEE Int. Sym. on Circuits and Systems
Rose publication type: Conference contribution
This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of the University of Bristol's products or services. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the IEEE by writing to firstname.lastname@example.org.
By choosing to view this document, you agree to all provisions of the copyright laws protecting it.