Reconfigure router design and evaluation for the FPGA-friendly SoCWire network-on-chip

Arash Farhadi Beldachi; Jose Nunez-Yanez

Reconfigure router design and evaluation for the FPGA-friendly SoCWire network-on-chip

Arash Farhadi Beldachi, Jose Nunez-Yanez

Research output: Contribution to conference › Conference Paper

Abstract

This paper extends the System-on-Chip Wire (SoCWire) Network-On-Chip (NoC) with a reconfigurable router suitable for building FPGA-based NoC. Different configurations of the SoCWireRouter with a varying number of local and multi-dimensional ports have been used to create a number of equivalent networks. The system is prototyped in a FPGA-based PCIexpress board with the NoC connected to a softcore processor that acts as system master and monitor. The evaluation of equivalent networks for a fixed number of computing nodes under a synthetic and realistic traffic loads indicates the ideal SoCWireRouter topology depends on the design objectives and expected traffic pattern.

Original language	English
Publication status	Published - 2012
Event	FPGAworld '12 Proceedings of the Annual FPGA Conference - Stockholm, Copenhagen, Tampere, Sweden Duration: 4 Sep 2012 → 5 Oct 2012 http://www.fpgaworld.com/

Conference

Conference	FPGAworld '12 Proceedings of the Annual FPGA Conference
Period	4/09/12 → 5/10/12
Internet address	http://www.fpgaworld.com/

Access to Document

http://dl.acm.org/citation.cfm?id=2451637

Fingerprint Dive into the research topics of 'Reconfigure router design and evaluation for the FPGA-friendly SoCWire network-on-chip'. Together they form a unique fingerprint.

Cite this

@conference{7a5d2febda3e45c19e752a19d8601d8f,

title = "Reconfigure router design and evaluation for the FPGA-friendly SoCWire network-on-chip",

abstract = "This paper extends the System-on-Chip Wire (SoCWire) Network-On-Chip (NoC) with a reconfigurable router suitable for building FPGA-based NoC. Different configurations of the SoCWireRouter with a varying number of local and multi-dimensional ports have been used to create a number of equivalent networks. The system is prototyped in a FPGA-based PCIexpress board with the NoC connected to a softcore processor that acts as system master and monitor. The evaluation of equivalent networks for a fixed number of computing nodes under a synthetic and realistic traffic loads indicates the ideal SoCWireRouter topology depends on the design objectives and expected traffic pattern.",

author = "{Farhadi Beldachi}, Arash and Jose Nunez-Yanez",

year = "2012",

language = "English",

note = "FPGAworld '12 Proceedings of the Annual FPGA Conference ; Conference date: 04-09-2012 Through 05-10-2012",

url = "http://www.fpgaworld.com/",

}

TY - CONF

T1 - Reconfigure router design and evaluation for the FPGA-friendly SoCWire network-on-chip

AU - Farhadi Beldachi, Arash

AU - Nunez-Yanez, Jose

PY - 2012

Y1 - 2012

N2 - This paper extends the System-on-Chip Wire (SoCWire) Network-On-Chip (NoC) with a reconfigurable router suitable for building FPGA-based NoC. Different configurations of the SoCWireRouter with a varying number of local and multi-dimensional ports have been used to create a number of equivalent networks. The system is prototyped in a FPGA-based PCIexpress board with the NoC connected to a softcore processor that acts as system master and monitor. The evaluation of equivalent networks for a fixed number of computing nodes under a synthetic and realistic traffic loads indicates the ideal SoCWireRouter topology depends on the design objectives and expected traffic pattern.

AB - This paper extends the System-on-Chip Wire (SoCWire) Network-On-Chip (NoC) with a reconfigurable router suitable for building FPGA-based NoC. Different configurations of the SoCWireRouter with a varying number of local and multi-dimensional ports have been used to create a number of equivalent networks. The system is prototyped in a FPGA-based PCIexpress board with the NoC connected to a softcore processor that acts as system master and monitor. The evaluation of equivalent networks for a fixed number of computing nodes under a synthetic and realistic traffic loads indicates the ideal SoCWireRouter topology depends on the design objectives and expected traffic pattern.

M3 - Conference Paper

T2 - FPGAworld '12 Proceedings of the Annual FPGA Conference

Y2 - 4 September 2012 through 5 October 2012

ER -