Run-time power and performance scaling with CPU-FPGA hybrids

Jose Nunez-Yanez, Arash F Farhadi Beldachi

Research output: Chapter in Book/Report/Conference proceedingConference Contribution (Conference Proceeding)

7 Citations (Scopus)
281 Downloads (Pure)

Abstract

This paper investigates how a wide dynamic range of performance and power levels can be obtained in commercially available state-of-the-art hybrid FPGAs that include ARM embedded processors and independent power domains. Adaptive voltage and frequency scaling obtained with embedded in-situ detectors in a closed loop configuration is employed to scale performance and power in the FPGA fabric under processor control. The initial results are based on a high-performance motion estimation processor mapped to the FPGA fabric and show that it is possible to obtain energy savings higher than 60% or alternatively double performance at nominal energy. The available voltage and frequency margins in the device create a large number of performance and energy states with scaling possible at run-time with low overheads.

Original languageEnglish
Title of host publication2014 NASA/ESA Conference on Adaptive Hardware and Systems (AHS)
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Pages55-60
Number of pages6
ISBN (Print)978-1-4799-5356-1
DOIs
Publication statusPublished - 17 Jul 2014
Event2014 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2014 - Leicester, United Kingdom
Duration: 14 Jul 201418 Jul 2014

Conference

Conference2014 NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2014
CountryUnited Kingdom
CityLeicester
Period14/07/1418/07/14

Keywords

  • adaptive voltage scaling
  • energy efficient design
  • energy propotional computing
  • FPGA

Fingerprint Dive into the research topics of 'Run-time power and performance scaling with CPU-FPGA hybrids'. Together they form a unique fingerprint.

  • Projects

    Cite this

    Nunez-Yanez, J., & Farhadi Beldachi, A. F. (2014). Run-time power and performance scaling with CPU-FPGA hybrids. In 2014 NASA/ESA Conference on Adaptive Hardware and Systems (AHS) (pp. 55-60). Institute of Electrical and Electronics Engineers (IEEE). https://doi.org/10.1109/AHS.2014.6880158