Skip the Analysis: Self-Optimising Networks-on-Chip

Simon Hollis; Chris Jackson

Skip the Analysis: Self-Optimising Networks-on-Chip

Simon Hollis
, Chris Jackson

Research output: Chapter in Book/Report/Conference proceeding › Conference Contribution (Conference Proceeding)

7 Citations (Scopus)

Abstract

In this paper, we investigate how the need for static analysis of data flowing
through Networks-on-Chip in many-core and SoC systems may be eliminated, yet still allow
network optimisations to improve runtime behaviour. Our approach is to replace a priori
static analysis with run-time optimisations, taking place in the network itself. To do this, we
introduce our selfoptimising NoC topology: Skip-links, which inserts long-range links into a
standard mesh.

Original language	English
Title of host publication	Electronic System Design (ISED), 2010 International Symposium on
Pages	14-19
Publication status	Published - 20 Dec 2010

Handle.net

Persistent link

Cite this

@inproceedings{95f1b70600f34a3d96ef9ccbe6002095,

title = "Skip the Analysis: Self-Optimising Networks-on-Chip",

abstract = "In this paper, we investigate how the need for static analysis of data flowing through Networks-on-Chip in many-core and SoC systems may be eliminated, yet still allow network optimisations to improve runtime behaviour. Our approach is to replace a priori static analysis with run-time optimisations, taking place in the network itself. To do this, we introduce our selfoptimising NoC topology: Skip-links, which inserts long-range links into a standard mesh.",

author = "Simon Hollis and Chris Jackson",

year = "2010",

month = dec,

day = "20",

language = "English",

pages = "14--19",

booktitle = "Electronic System Design (ISED), 2010 International Symposium on",

}

TY - GEN

T1 - Skip the Analysis: Self-Optimising Networks-on-Chip

AU - Hollis, Simon

AU - Jackson, Chris

PY - 2010/12/20

Y1 - 2010/12/20

N2 - In this paper, we investigate how the need for static analysis of data flowing through Networks-on-Chip in many-core and SoC systems may be eliminated, yet still allow network optimisations to improve runtime behaviour. Our approach is to replace a priori static analysis with run-time optimisations, taking place in the network itself. To do this, we introduce our selfoptimising NoC topology: Skip-links, which inserts long-range links into a standard mesh.

AB - In this paper, we investigate how the need for static analysis of data flowing through Networks-on-Chip in many-core and SoC systems may be eliminated, yet still allow network optimisations to improve runtime behaviour. Our approach is to replace a priori static analysis with run-time optimisations, taking place in the network itself. To do this, we introduce our selfoptimising NoC topology: Skip-links, which inserts long-range links into a standard mesh.

M3 - Conference Contribution (Conference Proceeding)

SP - 14

EP - 19

BT - Electronic System Design (ISED), 2010 International Symposium on

ER -

Skip the Analysis: Self-Optimising Networks-on-Chip

Abstract

Handle.net

Fingerprint

Cite this