Statistical DOE-ILP based power-performance-process (P3) optimization of nano-CMOS SRAM

Saraju P. Mohanty*, Jawar Singh, Elias Kougianos, Dhiraj K. Pradhan

*Corresponding author for this work

Research output: Contribution to journalArticle (Academic Journal)peer-review

11 Citations (Scopus)


As technology continues to scale, maintaining important figures of merit of Static Random Access Memories (SRAMs), such as power dissipation and an acceptable Static Noise Margin (SNM), becomes increasingly challenging. In this paper, we address SRAM instability and power (leakage) dissipation in scaled-down technologies by presenting a novel design flow for simultaneous power minimization, performance maximization and process variation tolerance (P3) optimization of nano-CMOS circuits. The 45 and 32 nm technology node standard 6-Transistor (6T) and 8T SRAM cells are used as example circuits for demonstration of the effectiveness of the flow. Thereafter, the SRAM cell is subjected to a dual threshold voltage (dual-V(Th)) assignment based on a novel statistical Design of Experiments-Integer Linear Programming (DOE-ILP) approach. Experimental results show 61% leakage power reduction and 13% increase in the read SNM. In addition, process variation analysis of the optimized cell is conducted considering the variability effect in twelve device parameters. To the best of the authors' knowledge, this is the first study which makes use of statistical DOE-ILP for optimization of conflicting targets of stability and power in the presence of process variations in SRAMs. (C) 2011 Elsevier B.V. All rights reserved.

Original languageEnglish
Pages (from-to)33-45
Number of pages13
JournalIntegration, the VLSI Journal archive
Issue number1
Publication statusPublished - Jan 2012


  • Design of Experiments
  • CELL
  • Process-variation aware design
  • Static random access memory
  • Nanoscale CMOS
  • Low-power design
  • Integer Linear Programming


Dive into the research topics of 'Statistical DOE-ILP based power-performance-process (P3) optimization of nano-CMOS SRAM'. Together they form a unique fingerprint.

Cite this