Test Generation in Systolic Architecture for Multiplication over GF(2^m)

H. Rahaman, Jimson Mathew, Pradhan Dhiraj

Research output: Contribution to journalArticle (Academic Journal)

Translated title of the contributionTest Generation in Systolic Architecture for Multiplication over GF(2^m)
Original languageEnglish
Article number-
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Publication statusPublished - 2009

Bibliographical note

Other identifier: 2001044

Cite this