Threshold Voltage Drift and On-Resistance of SiC Symmetrical and Asymmetrical Double-trench MOSFETs Under Gate Bias Stress

Juefei Yang*, Saeed Jahdi*, Bernard Stark, Phil Mellor, Ruizhu Wu, Jose Ortiz-Gonzalez, Olayiwola Alatise

*Corresponding author for this work

Research output: Chapter in Book/Report/Conference proceedingConference Contribution (Conference Proceeding)

1 Citation (Scopus)
53 Downloads (Pure)

Abstract

In this paper, long-period positive and negative DC gate bias stressing is applied on the SiC symmetrical and asymmetrical double-trench MOSFETs for a wide range of temperatures in comparison with SiC planar MOSFETs. The magnitude of gate stress are within the recommended ranges by manufacturers with clear threshold voltage drift being observed. Also, the post-stress drift of on-state resistance at both high and low applied gate-source voltages is measured. The impact of temperature on these parameters are shown to vary for different structured MOSFETs.

Original languageEnglish
Title of host publicationPCIM Europe 2022
Subtitle of host publicationInternational Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management
PublisherInstitute of Electrical and Electronics Engineers (IEEE)
Pages1067-1072
Number of pages6
ISBN (Print)9783800758227
DOIs
Publication statusPublished - 19 Aug 2022
EventInternational Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, PCIM Europe 2022 - Nuremberg, Germany
Duration: 10 May 202212 May 2022

Publication series

NamePCIM Europe Conference Proceedings
ISSN (Electronic)2191-3358

Conference

ConferenceInternational Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, PCIM Europe 2022
Country/TerritoryGermany
CityNuremberg
Period10/05/2212/05/22

Bibliographical note

Publisher Copyright:
© VDE VERLAG GMBH, Berlin, Offenbach.

Fingerprint

Dive into the research topics of 'Threshold Voltage Drift and On-Resistance of SiC Symmetrical and Asymmetrical Double-trench MOSFETs Under Gate Bias Stress'. Together they form a unique fingerprint.

Cite this