Using media processors for low-memory AES implementation

Daniel Page; James P J Irwin

Using media processors for low-memory AES implementation

Daniel Page, James P J Irwin

Cryptography and Information Security

Research output: Chapter in Book/Report/Conference proceeding › Conference Contribution (Conference Proceeding)

11 Citations (Scopus)

Abstract

Most performance studies of AES make traditional space versus time trade-offs by allowing large look-up tables to accelerate operations that would normally be calculated by the processor. However, AES is a versatile algorithm and can also be optimised for low-memory use in constrained environments. In this paper we investigate the possibility of getting the best of both worlds -- an application specific hardware and software solution that has a low dependency on memory yet still executes fast enough to consider for use in production systems. The resulting software is attractive in high level design since it allows AES to be more easily deployed as a composable element in larger systems and scale better as processor speed increases.

Translated title of the contribution	Using Media Processors for Low-Memory AES Implementation
Original language	English
Title of host publication	Application-specific Systems, Architectures and Processors - ASAP 2003
Publisher	Institute of Electrical and Electronics Engineers (IEEE)
Pages	144--154
Publication status	Published - 2003

Fingerprint Dive into the research topics of 'Using media processors for low-memory AES implementation'. Together they form a unique fingerprint.

Cite this

Page, D., & Irwin, J. P. J. (2003). Using media processors for low-memory AES implementation. In Application-specific Systems, Architectures and Processors - ASAP 2003 (pp. 144--154). Institute of Electrical and Electronics Engineers (IEEE).

@inproceedings{3cd3f38bd43c49199c7db376eaf2e8a2,

title = "Using media processors for low-memory AES implementation",

abstract = "Most performance studies of AES make traditional space versus time trade-offs by allowing large look-up tables to accelerate operations that would normally be calculated by the processor. However, AES is a versatile algorithm and can also be optimised for low-memory use in constrained environments. In this paper we investigate the possibility of getting the best of both worlds -- an application specific hardware and software solution that has a low dependency on memory yet still executes fast enough to consider for use in production systems. The resulting software is attractive in high level design since it allows AES to be more easily deployed as a composable element in larger systems and scale better as processor speed increases. ",

author = "Daniel Page and Irwin, {James P J}",

year = "2003",

language = "English",

pages = "144----154",

booktitle = "Application-specific Systems, Architectures and Processors - ASAP 2003",

publisher = "Institute of Electrical and Electronics Engineers (IEEE)",

address = "United States",

}

TY - GEN

T1 - Using media processors for low-memory AES implementation

AU - Page, Daniel

AU - Irwin, James P J

PY - 2003

Y1 - 2003

N2 - Most performance studies of AES make traditional space versus time trade-offs by allowing large look-up tables to accelerate operations that would normally be calculated by the processor. However, AES is a versatile algorithm and can also be optimised for low-memory use in constrained environments. In this paper we investigate the possibility of getting the best of both worlds -- an application specific hardware and software solution that has a low dependency on memory yet still executes fast enough to consider for use in production systems. The resulting software is attractive in high level design since it allows AES to be more easily deployed as a composable element in larger systems and scale better as processor speed increases.

AB - Most performance studies of AES make traditional space versus time trade-offs by allowing large look-up tables to accelerate operations that would normally be calculated by the processor. However, AES is a versatile algorithm and can also be optimised for low-memory use in constrained environments. In this paper we investigate the possibility of getting the best of both worlds -- an application specific hardware and software solution that has a low dependency on memory yet still executes fast enough to consider for use in production systems. The resulting software is attractive in high level design since it allows AES to be more easily deployed as a composable element in larger systems and scale better as processor speed increases.

M3 - Conference Contribution (Conference Proceeding)

SP - 144

EP - 154

BT - Application-specific Systems, Architectures and Processors - ASAP 2003

PB - Institute of Electrical and Electronics Engineers (IEEE)

ER -