Skip to main navigation Skip to search Skip to main content

VLSI Architecture for Bit Parallel Systolic Multipliers for Special Class of GF(2m) Using Dual Bases

  • Hafizur Rahaman
  • , Jimson Mathew
  • , Jabir A. M.
  • , Dhiraj K Pradhan

Research output: Chapter in Book/Report/Conference proceedingConference Contribution (Conference Proceeding)

1 Citation (Scopus)
Original languageEnglish
Title of host publicationLecture note in Computer Science
PublisherSpringer Verlag
Pages258-269
Publication statusPublished - Jul 2012

Cite this