Diab, M. S., & Yuan, X. (2020). A Quasi-Three-Level PWM Scheme to Combat Motor Overvoltage in SiC-Based Single-Phase Drives. *IEEE Transactions on Power Electronics*.
<https://doi.org/10.1109/TPEL.2020.2994289>

Peer reviewed version

Link to published version (if available):
[10.1109/TPEL.2020.2994289](https://doi.org/10.1109/TPEL.2020.2994289)

[Link to publication record in Explore Bristol Research](#)
PDF-document

This is the author accepted manuscript (AAM). The final published version (version of record) is available online via Institute of Electrical and Electronics Engineers at <https://ieeexplore.ieee.org/document/9093194> . Please refer to any applicable terms of use of the publisher.

University of Bristol - Explore Bristol Research

General rights

This document is made available in accordance with publisher policies. Please cite only the published version using the reference above. Full terms of use are available:
<http://www.bristol.ac.uk/red/research-policy/pure/user-guides/ebr-terms/>

A Quasi-Three-Level PWM Scheme to Combat Motor Overvoltage in SiC-Based Single-Phase Drives

Mohamed S. Diab, *Member, IEEE* and Xibo Yuan, *Senior Member, IEEE*

Abstract—The emergence of fast switching wide-bandgap (WBG) power devices offers clear potential to implement higher power-density and more efficient motor drives. However, the high voltage slew rate (dv/dt) of switching transients brought significant challenges that can hamper the wide adoption of WBG devices in motor drive applications. Specifically, the aggravated motor overvoltage oscillation, due to reflected voltage phenomenon under high dv/dt , is one of the most considerable challenges that degrade the motor lifetime. With filter networks acting as the mainstream mitigation method, the advantages of WBG-based motor drives are compromised due to additional size and power loss of the filters. This letter proposes a novel quasi-three-level PWM scheme as a software solution to eliminate motor overvoltage oscillations in cable-fed drives. The proposed scheme adopts a brief zero-voltage state, with a predetermined time, in the midway of each pole-to-pole voltage transition. This allows the voltage reflections along the cable to significantly discontinue after two propagation cycles, securing the motor operation at prescribed voltage levels. The proposed scheme is applicable to two-level voltage-source inverters (VSIs). In this letter, the scheme is presented on a single-phase two-level VSI motor drive, supported with theoretical and experimental proof of concept.

Index Terms—High dv/dt , inverter-fed motor drives, motor overvoltage, reflected voltage phenomenon, silicon carbide (SiC), wide-bandgap devices.

I. INTRODUCTION

MOTOR drive systems are gaining improved performance with the adoption of wide-bandgap (WBG) power devices, such as those based on silicon-carbide (SiC) material, due to their fast switching speed and elevated temperature capabilities [1]. This allows the motor drives to operate at higher switching frequencies with low switching loss and reduced cooling requirement, leading to a higher efficiency and more compact system than silicon-based counterpart [2]. However, the shorter rise/fall times associated with the fast switching speed result in high voltage slew rate (dv/dt), which degrades the motor insulation and bearing while raises electromagnetic interference (EMI) problems [3].

Drive systems utilized in high ambient temperature and submersible applications obligate the machine and drive be placed at separate locations where power cables are used for interconnection. PWM pulses traveling across power cables have a similar behavior to travelling waves on transmission lines. The impedance mismatch between the cable and motor results in successive voltage reflection

causing voltage oscillations at the motor terminals. With shorter rise/fall times, the reflected voltage phenomenon is more pronounced in SiC-based drives than traditional silicon-based counterparts, where the motor voltage can be doubled with shorter cable lengths, e.g. within several meters [4]. The reflected voltage oscillations stand behind the premature failure of winding insulation of inverter-fed random-wound motors due to an accelerated ageing of the insulation between winding turns. The high values of motor turn-to-turn voltage due to reflected voltage oscillations can incept partial discharges that progressively yield to the degradation of polyamide-imide and polyester coating of motor coils [5].

The mainstream mitigation approach for reflected voltage phenomenon is employing passive filters either at the motor terminals as a matching impedance between the cable and the motor, or at the inverter cabinet to flatten the high dv/dt of PWM pulses [6], [7]. Despite their effectiveness, the passive filters increase the drive system cost and size while induce additional power loss, countering the advantages of SiC devices.

This letter proposes a novel PWM scheme that eliminates motor overvoltage oscillations in SiC-based drives without sacrificing the beneficial attributes of SiC devices. The scheme implementation varies according to adopted power converter topologies, where for simple demonstration, this letter applies the proposed scheme to single-phase voltage-source inverters (VSIs) for low-power single-phase random-wound motors that are widely used for diverse applications in many industries. The generalization of the proposed scheme to high-power three-phase motor drives will be addressed in future publications. The proposed modulation scheme is developed based on bipolar sinusoidal PWM (SPWM). Therefore, the following Section first investigates the voltage reflection mechanism in single-phase motor drives under bipolar SPWM.

II. VOLTAGE REFLECTION IN CABLE-FED MOTOR DRIVES

VSIs are widely adopted to control electric machines in a wide-speed range, where PWM technique is often utilized to generate the driving signals of the employed switching devices. It is well understood in prior art that the motor voltage can reach up to twice the inverter voltage depending on the length of connection cables and the rise/fall time of the generated PWM voltage pulses [8]. This is demonstrated in Fig. 1, where a single-phase VSI supplies a motor through a power cable with the critical length which causes full voltage reflection. With the bipolar SPWM, the switching devices S_1 and S_4 are simultaneously triggered complementary to S_2 and S_3 . Thus, the output voltage at the inverter terminals, v_s , has bipolar voltage pulses with $2V_{dc}$ peak-to-peak magnitude, where V_{dc} is the inverter dc-link voltage. The voltage at the motor terminals, v_m , is shown to have significant voltage oscillations at the rising and falling edges, where the inverter voltage experiences successive voltage reflections across the cable. This results in the motor voltage

Manuscript received March 17, 2020; revised April 24, 2020; accepted May 7, 2020. Date of current version May 10, 2020. This work was supported in part by the UK EPSRC under grant EP/S00081X/1. (Corresponding author: Xibo Yuan)

M. S. Diab is with the Department of Electrical and Electronic Engineering, University of Bristol, Bristol, BS8 1UB, U.K., and also with the Department of Electrical Engineering, Faculty of Engineering, Alexandria University, Alexandria 21544, Egypt (e-mail: mohamed.diab@ieee.org).

X. Yuan is with the Department of Electrical and Electronic Engineering, University of Bristol, Bristol, BS8 1UB, U.K. (e-mail: xibo.yuan@bristol.ac.uk).

Fig. 1 A single-phase VSI feeding a single-phase ac motor through a power cable with the critical length.

oscillating between $-V_{dc}$ and $3V_{dc}$, at the rising transition, in a damped manner before it settles at V_{dc} . The peak-to-peak voltage magnitude at the motor terminals is $4V_{dc}$, where the voltage has been doubled compared to the inverter peak-to-peak voltage, i.e. $2V_{dc}$.

The full voltage reflection phenomenon for a bipolar voltage pulse is further illustrated using the bounce diagram shown in Fig. 2. The reflection coefficients at the inverter side, Γ_s , and at the motor side, Γ_m , are defined as [6]:

$$\Gamma_s = \frac{Z_s - Z_c}{Z_s + Z_c} \quad (1)$$

$$\Gamma_m = \frac{Z_m - Z_c}{Z_m + Z_c} \quad (2)$$

where Z_s , Z_c , and Z_m are the surge impedances of the inverter, cable, and motor, respectively. With L_c and C_c are the per-unit length cable inductance and capacitance, respectively, Z_c is calculated as [6]:

$$Z_c = \sqrt{\frac{L_c}{C_c}} \quad (3)$$

Typically, $Z_s \approx 0$ for a VSI resulting in $\Gamma_s = -1$, where the peak reflected voltage is primarily determined by Γ_m , as [6]:

$$V_m = (1 + \Gamma_m) V_s \quad (4)$$

Since the motor surge impedance is always several times higher than that of the cable, the motor appears as an open circuit to the voltage surge travelling across the cable. That is, Γ_m is reasonably approximated to unity.

Referring to Fig. 2, at $t = 0$, the inverter voltage v_s ramps from $-V_{dc}$ to V_{dc} within a rise time t_r . The $2V_{dc}$ voltage surge travels through the cable within a propagation time t_p , where t_p is assumed to be much longer than t_r . The propagation time is calculated as a function of the cable length l_c and per-unit inductance and capacitance, as [6]:

$$t_p = l_c \sqrt{L_c C_c} \quad (5)$$

Due to the impedance mismatch between the motor and cable, the $2V_{dc}$ voltage surge (v_s^+) experiences wave reflection with a positive unity coefficient at the motor side, where the resultant voltage change is $4V_{dc}$. Thus, the motor voltage v_m increases from $-V_{dc}$ at $t = t_p$ to $3V_{dc}$ at $t = t_r + t_p$. The $2V_{dc}$ reflected voltage (v_{r1}^+) arrives the

Fig. 2 A bounce diagram for full voltage reflection of a bipolar voltage pulse.

Fig. 3 Idealized inverter and motor voltage waveforms under full voltage reflection using a bipolar voltage pulse ($l_c = 15\text{m}$, $t_p = 81\text{ns}$ and $t_r = 60\text{ns}$).

inverter side at $t = t_r + 2t_p$ and experiences a second forward reflection with a negative unity coefficient. This reflection does not affect the inverter voltage waveform since the inverter clamps the voltage to V_{dc} . At $t = t_r + 3t_p$, the second reflected voltage (v_{r2}^+) arrives the motor side and experiences a third backward reflection (v_{r3}^-) with positive unity coefficient resulting in a voltage change at the motor side equal to $-4V_{dc}$, dropping the motor voltage to $-V_{dc}$. The voltage reflection at both inverter and motor sides continue, however with damped oscillations, before the motor voltage settles at V_{dc} . A MATLAB-based mathematical model for wave propagation through transmission lines is used to verify the theoretical analysis, as introduced in [9], simulating the full voltage reflection of a bipolar voltage pulse where the idealized inverter and motor voltages are shown in Fig. 3.

III. PROPOSED QUASI-THREE-LEVEL PWM SCHEME TO COMBAT MOTOR OVERVOLTAGE

The proposed PWM scheme is applicable to two-level VSIs, where it generally implies splitting the rising and falling transitions of each PWM voltage pulse into two equal-voltage steps separated by a brief intermediate voltage level. The time spent at the intermediate level is denoted as the dwell time, t_d , which is precisely selected relative to

Fig. 4 Q3L waveform generation in single-phase VSI: (a) sketch of modulation scheme and (b) scheme block diagram.

t_r and t_p to turn off the voltage reflections across the cable, as later detailed. Since the resultant waveform has three voltage levels, it is denoted hereafter as a quasi-three-level (Q3L) waveform.

A. Q3L Waveform Generation

In single-phase VSIs, the Q3L waveform can be obtained by employing the bipolar SPWM technique. Unlike the unipolar SPWM where an intermediate voltage level requires access to half the dc-link voltage, the bipolar SPWM seamlessly realizes the intermediate voltage level by allowing the inverter to generate zero voltage for a time interval t_d in the midway of each pole-to-pole voltage transition. It should be noted that if the unipolar SPWM is directly used, i.e. without inserting additional intermediate voltage level, overvoltage oscillations are also expected at the motor side, however limited to $2V_{dc}$ compared with $3V_{dc}$ as the case in the bipolar SPWM.

Referring to Fig. 1, the zero-voltage state can be realized by inserting a time shift t_d severally between the driving signals of the switching devices S_1 and S_4 and the switching devices S_2 and S_3 . Driving signals generation for the four switching devices under Q3L PWM scheme is illustrated in Fig. 4, where a sinusoidal reference signal is compared with two triangular carrier signals that have the same frequency but are chronologically shifted by t_d .

B. Dwell Time Setting of the Q3L Waveform

Fig. 5 elucidates the behavior of a Q3L waveform travelling through a power cable by showing the voltage reflection bounce diagram. At $t = 0$, the inverter voltage ramps from $-V_{dc}$ to 0 within

Fig. 5 A bounce diagram for proposed Q3L waveform propagation.

Fig. 6 Idealized inverter and motor voltage waveforms under proposed Q3L modulation scheme ($l_c = 15\text{m}$, $t_p = 81\text{ns}$, $t_r = 30\text{ns}$, and $t_d = 132\text{ns}$).

a rise time t_r . This voltage surge travels through the cable as the first incident wave to the motor side. At $t = t_r + t_p$, the first incident wave (v_{s1}^+) arrives the motor side and experiences a full reflection. That is, a reflected wave (v_{r1}^-) with V_{dc} propagates back from the motor side to the inverter side, where the resultant voltage change at the motor terminals is $2V_{dc}$ (double the incident voltage value). Thus, at $t = t_r + t_p$, the motor voltage is V_{dc} .

While v_{r1}^- is travelling from the motor side to the inverter side, the inverter voltage is settled at 0V for a dwell time t_d . When v_{r1}^- arrives the inverter side, it immediately experiences another forward reflection with a negative unity coefficient. That is, at $t = t_r + 2t_p$, a second reflected wave (v_{r2}^+) with $-V_{dc}$ is ready to propagate from the inverter side to the motor side. The conceptual idea of the proposed scheme is to set the dwell time of the Q3L waveform scheduling its second voltage step to propagate synchronously with the second reflected wave at the inverter side. This results in v_{r2}^+ with $-V_{dc}$ be countered by the second incident voltage step (v_{s2}^+) with V_{dc} , as shown in Fig. 5. Accordingly, the voltage reflection through the cable is ideally discontinued after two propagation cycles, while the voltage at the motor side is maintained constant at V_{dc} . Referring to Fig. 5, this is achieved when $t_r + 2t_p = 2t_r + t_d$. Therefore, the desired dwell time of the Q3L waveform during its rising edge is:

$$t_{dr} = 2t_p - t_r \quad (6)$$

Likewise, the dwell time can be selected to eliminate the voltage reflections at the Q3L falling edge, as a function of the pulse fall time t_f , as:

$$t_{df} = 2t_p - t_f \quad (7)$$

where the subscripts ‘ r ’ and ‘ f ’ denote the rising and falling transitions of the Q3L waveform, respectively.

Fig. 6 shows the idealized inverter and motor voltages under Q3L modulation with optimum dwell time setting, using the mathematical wave propagation model of [9]. It is worth mentioning that although the inverter voltage is reshaped to a Q3L waveform with deliberately inserted zero-voltage state, the motor voltage has a two-level waveform where the brief zero-voltage state is compensated by the wave propagation time. Also, it can be noticed that when the dwell time is optimized, i.e. $t_d = 2t_p - t_r$, the motor voltage crosses the inverter zero-voltage level at the dwell time midway, i.e. $v_m = v_s = 0$.

C. Dwell Time Variation

Based on (6) and (7), the dwell time depends on the wave propagation time and the rise/fall time of the switching transition. Since the cable length determines the wave propagation time, as shown in (5), the dwell time is directly proportional to the cable length. Using the cable parameters shown in Table I, the variation of the dwell time is depicted with cable length, for different wire sizes, as shown in Fig. 7a at a constant rise time of the switching transition. Also, Fig. 7b shows the dwell time variation with the switching rise time for different cable lengths at the same wire size, where the dwell time decreases as the rise time increases.

It is worth mentioning that the dwell time setting is not affected by the inserted dead time between the same-leg switching devices. Also, with the cable lengths of motor drive systems are usually less than 100m, the required dwell time is limited to hundreds of nano-seconds, where in this range the dwell time has a negligible effect on the harmonic contents of the Q3L waveform and the dc-link voltage utilization. Thus, the Q3L modulation inherits the same harmonic profile of the bipolar SPWM, however with reduced EMI performance since the Q3L waveform traverses in three levels (similar to unipolar SPWM) rather than two levels as in the bipolar SPWM.

D. Effect of Non-unity Reflection Coefficients

Elimination of further voltage reflections after two propagation cycles is significantly guaranteed even if the magnitude of Γ_m and Γ_s is less than unity. This can be elucidated by deriving the generalized form for the peak reflected voltage at the motor side with variable Γ_m and Γ_s . Referring to Fig. 5, the incident and reflected voltages at the time instants 1, 2, and 3 are listed in Table II. The peak reflected voltage at the motor side after three propagation cycles, i.e. the sum of the voltage change at time instants 1 and 3, is given as $V_{dc}(1 + \Gamma_m)(2 + \Gamma_m\Gamma_s)$. With $2V_{dc}$ is the peak-to-peak magnitude of inverter voltage, the motor peak voltage, V_m , is calculated in pu value as:

$$V_m = \frac{V_{dc}(1 + \Gamma_m)(2 + \Gamma_m\Gamma_s)}{2V_{dc}} = \frac{1}{2}(1 + \Gamma_m)(2 + \Gamma_m\Gamma_s) \quad (8)$$

TABLE I
CABLE PARAMETERS FOR DWELL TIME ASSESSMENT

Cable gauge (AWG)	L_c (μ H)	C_c (pF)	t_p (ns) per unit length
10	0.28	125.4	5.93
12	0.26	104.7	5.22
14	0.29	93.9	5.22

Fig. 7 Dwell time variation with (a) cable length ($t_r = 50$ ns) and (b) rise time (12 AWG cable).

TABLE II
INCIDENT AND REFLECTED VOLTAGES WITHIN THREE PROPAGATION CYCLES

	Inbound voltage	Outbound voltage	Voltage change
①	V_{dc}	$\Gamma_m V_{dc}$	$V_{dc}(1 + \Gamma_m)$
②	$\Gamma_m V_{dc}$	$V_{dc}(1 + \Gamma_m\Gamma_s)$	$V_{dc}(1 + \Gamma_m + \Gamma_m\Gamma_s)$
③	$V_{dc}(1 + \Gamma_m\Gamma_s)$	$\Gamma_m V_{dc}(1 + \Gamma_m\Gamma_s)$	$V_{dc}(1 + \Gamma_m\Gamma_s)(1 + \Gamma_m)$

Fig. 8 Variation of motor peak voltage with reflection coefficients using proposed Q3L approach.

Based on (8), Fig. 8 shows the variation of the motor peak voltage with different Γ_m and Γ_s values when the proposed Q3L approach is applied. Typical Z_m and Z_c for random-wound motor drives (up to 500 hp) result in Γ_m ranges between 0.65 and 0.95 [10], where in this range the motor overvoltage decreases as Γ_m increases. Since the VSI's dc-link capacitor behaves as a short circuit to the fast-rising pulse, practical Γ_s values are very close to -1. Thus in Fig. 8, Γ_s ranges between -0.85 and -1, where it can be shown that the motor overvoltage is less than 20%.

IV. DWELL TIME ADAPTATION ALGORITHM

According to (6) and (7), the dwell time is determined based on the wave propagation time and the rise/fall time of the switching transition. In many practical cases, it is difficult to obtain an accurate value of the wave propagation time where cable operating temperature may affect its insulation permittivity and thus change its electrical characteristics. Also, the rise/fall time of the switching transitions varies with the load current alternation and SiC MOSFET's parasitic capacitance. Since t_p and t_r are in the nano-second range, a small deviation in these two parameters with

Fig. 9 Inverter and motor voltages under Q3L modulation at different dwell time settings: (a) $t_d = 50\text{ns}$, (b) $t_d = 100\text{ns}$, and (c) $t_d = 72\text{ns}$. ($L_c = 10\text{m}$, $t_p = 51\text{ns}$, and $t_r = 30\text{ns}$)

Fig. 10 Flow chart for Q3L dwell time adaptation algorithm.

operating conditions results in inaccurate dwell time setting that negatively impacts the effectiveness of proposed Q3L approach.

To precisely set the dwell time to its optimum value ($t_{d\text{optm}}$) that significantly counterbalances the voltage reflections, a potential dwell time adaptation algorithm is proposed. The algorithm necessitates the motor voltage be measured using a wide band (high bandwidth) voltage transducer to detect the time instant at which the motor voltage crosses the intermediate voltage level of the Q3L waveform, i.e. the zero-voltage level. Referring to Fig. 6, the optimum setting of the Q3L waveform implies the motor voltage crosses the zero-voltage level at the dwell time midway. This is further illustrated in Fig. 9, where a MATLAB simulation shows the inverter and motor voltages under Q3L modulation at different dwell time settings. In Fig. 9a, the dwell time is set lower than the optimum value, where the motor voltage crosses the zero-voltage level after the dwell time midway. Fig. 9b shows the case when the dwell time is set larger than the optimum value, where the motor voltage crosses the zero-voltage level earlier than the dwell time midway. Common to Figs. 9a and 9b, the motor overvoltage oscillations are partially mitigated, where the motor peak voltage is 1.36 pu and 1.4 pu, respectively. Setting the dwell time to its optimum value results in significant overvoltage mitigation, as shown in Fig. 9c, where the motor voltage crosses the zero-voltage level at the dwell time midway.

Fig. 11 Voltage doubling effect in VSI-fed motor drive with bipolar SPWM.

The proposed algorithm follows the Q3L waveform generation sequence presented in Fig. 4, however, updates the dwell time value for each switching transition. Thus, the algorithm detects the compare match between the reference signal and carrier 1 and accordingly decides whether the switch S_1 is active high or low. At the compare match event, the algorithm starts to count the elapsed time until $v_m = 0$, where the counted time represents half the optimum dwell time value. Then, the algorithm updates the time shift between the two adopted carrier signals with the calculated dwell time as twice the counted value, as shown in the flow chart of Fig. 10. The state of the switch S_4 is determined by comparing the reference signal with carrier 2, terminating the zero-voltage level of the Q3L waveform. Finally, the counter value is reset to zero and the algorithm is repeated for a new switching transition. In this way, the dwell time is adaptively optimized independent of t_p and t_r .

V. EXPERIMENTAL VERIFICATION

To verify the proposed approach, a single-phase VSI is used to supply a 3-hp 230V induction motor at 50Hz through 5.5m long 12 AWG PVC cable. The inverter is realized using the C2M0040120D SiC power MOSFETs, switched at 40kHz, and supplied from 300V dc-link. The inverter board is carefully designed to minimize the power loop inductance to reduce the voltage ringing associated with each switching transition. The cable parameters are measured using an impedance analyzer, resulting in $L_c = 0.97\mu\text{H}$ and $C_c = 45\text{pF}$. Based on (5), the wave propagation time is calculated as $t_p = 36.3\text{ns}$. The calculated propagation time is then confirmed using a high-speed digital oscilloscope as the interval between the time instants when the inverter and motor voltages start to ramp, where the propagation time is digitally measured as 36.5ns (very close to the theoretically calculated value). The inverter is first modulated using the bipolar SPWM technique to practically assess the motor overvoltage due to full wave reflection. Then, the proposed Q3L PWM scheme is adopted where the dwell time is adjusted based on the adaptation algorithm illustrated in Fig. 10. The experimental results are presented in Figs. 11–13, where high-bandwidth (25MHz) differential voltage probes are used in the measurements.

Fig. 11 shows the voltage doubling effect due to reflected wave phenomenon when the VSI generates two-level voltage pulses being modulated with the traditional bipolar SPWM technique. While the inverter voltage traverses within $\pm 300\text{V}$, the motor voltage oscillates within $\pm 900\text{V}$ envelopes in a damped manner. An enlarged view for one switching cycle of motor overvoltage oscillations is presented in Fig. 12a showing the motor voltage is 2 pu during both rising and falling voltage transitions. Further extended views showing how the motor voltage retardedly propagates after the inverter voltage during the rising and falling transitions are given in Figs. 12b and 12c, respectively.

Fig. 12 Inverter and motor voltages under bipolar SPWM technique: (a) one switching cycle view (b) extended view at rising transition and (c) extended view at falling transition.

With adoption of the proposed Q3L approach, Fig. 13a shows one switching cycle of the inverter and motor voltages where the adaptively commanded dwell time significantly turns off the voltage reflections through the cable. As a result, the motor voltage settles around its nominal value with 8% and 5% brief overvoltage oscillations at the rising and falling transitions, respectively. This is further highlighted in Figs. 13b and 13c showing the motor voltage propagation in response to the Q3L inverter voltage during the rising and falling transitions, respectively. The switching times at the rising and falling transitions are digitally measured with the utilized high-frequency oscilloscope as $t_r = t_f = 33$ ns, while the corresponding dwell time is digitally measured as $t_d = 40$ ns. The commanded dwell time allows the motor voltage to traverse between the pole voltages in a two-level manner while crossing the zero-voltage level at the dwell time midway, as analyzed in Fig. 6. Comparing Fig. 13 to Fig. 12 marks higher than 90% reduction in motor overvoltage, verifying the capacity of proposed approach to significantly combat motor overvoltage transients due to reflected voltage phenomenon.

VI. CONCLUSION AND OUTLOOK

This letter establishes a novel concept in SiC inverter modulation to eliminate motor overvoltage in SiC-based motor drives with power cables between the motor and inverter. The concept generally implies reshaping the inverter two-level waveform into Q3L waveform by temporarily incorporating an intermediate voltage level for a brief dwell time which is precisely selected relative to the switching rise/fall time and the wave propagation time. This significantly turns off the voltage reflections across the cable after two propagation cycles, where the second incident voltage step counters the reflection of the first incident voltage step. Accordingly, the motor voltage is maintained around the nominal voltage level with slight overvoltage oscillations. To eliminate inaccurate setting of the dwell time due to variation of the rise/fall switching time and wave propagation time with operating conditions, a dwell time adaptation algorithm is used to ensure its optimum setting.

In this letter, the proposed Q3L approach has been analyzed and applied to a single-phase VSI-fed motor drive with experimental

Fig. 13 Inverter and motor voltages under proposed Q3L approach: (a) one switching cycle view (b) extended view at rising transition and (c) extended view at falling transition.

proof of concept. However, the approach has the potential to be applied to a class of VSI topologies. Future research will be directed to applying the approach to three-phase VSI-fed motor drives, while providing generic system design guidelines.

REFERENCES

- [1] A. K. Morya *et al.*, "Wide Bandgap Devices in AC Electric Drives: Opportunities and Challenges," *IEEE Trans. Transp. Electric.*, vol. 5, no. 1, pp. 3-20, March 2019.
- [2] T. Zhao, J. Wang, A. Q. Huang and A. Agarwal, "Comparisons of SiC MOSFET and Si IGBT Based Motor Drive Systems," *2007 IEEE Industry Applications Annual Meeting*, New Orleans, LA, 2007, pp. 331-335.
- [3] Von Jouanne, A., Haoran, Z., Wallace, A., "An evaluation of mitigation techniques for bearing currents, EMI and over-voltages in ASD applications," *IEEE Trans. Ind. Appl.*, 1998, 34, (5), pp. 1113-1122.
- [4] M. J. Scott *et al.*, "Reflected wave phenomenon in motor drive systems using wide bandgap devices," *2014 IEEE Workshop on Wide Bandgap Power Devices and Applications*, Knoxville, TN, 2014, pp. 164-168.
- [5] W. Yin, "Failure mechanism of winding insulations in inverter-fed motors," *IEEE Elect. Insul. Mag.*, vol. 13, no. 6, pp. 18-23, Nov./Dec. 1997.
- [6] J. He, *et al.*, "A review of mitigation methods for overvoltage in long-cable-fed PWM AC drives," *2011 IEEE Energy Conversion Congress and Exposition*, Phoenix, AZ, 2011, pp. 2160-2166.
- [7] S. Walder and X. Yuan, "Effect of load parasitics on the losses and ringing in high switching speed SiC MOSFET based power converters," *2015 IEEE Energy Conversion Congress and Exposition (ECCE)*, Montreal, QC, 2015, pp. 6161-6168, doi: 10.1109/ECCE.2015.7310523.
- [8] A. von Jouanne, P. Enjeti, and W. Gray, "Application issues for PWM adjustable speed AC motor drives," *IEEE Ind. Appl. Magazine*, vol. 2, no. 5, pp. 10-18, Sept.-Oct. 1996.
- [9] S. Lee and K. Nam, "Overvoltage suppression filter design methods based on voltage reflection theory," *IEEE Trans. Power Electron.*, vol. 19, no. 2, pp. 264-271, March 2004.
- [10] R. J. Kerkman, D. Leggate, and G. L. Skibinski, "Method and apparatus for determining a critical dwell time for use in motor controls", U. S. Patent 6 014 497, Jan. 11, 2000.