
Early version, also known as pre-print

Link to published version (if available): 10.1109/TCE.2005.1405712

Link to publication record in Explore Bristol Research

PDF-document

University of Bristol - Explore Bristol Research

General rights

This document is made available in accordance with publisher policies. Please cite only the published version using the reference above. Full terms of use are available: http://www.bristol.ac.uk/red/research-policy/pure/user-guides/ebr-terms/
High-performance Arithmetic Coding VLSI Macro for the H264 Video Compression Standard

J. L. Núñez, V. A. Chouliaras, Member, IEEE

Abstract — This paper investigates the algorithmic complexity of arithmetic coding in the new H264 video coding standard and proposes a coprocessor to reduce it by more than an order of magnitude. The coprocessor is based on an innovative algorithm named as the MZ-coder and maintains the original coding efficiency with a multiplication-free, non-stalling, fully pipelined architecture with modest hardware requirements. The coprocessor delivers a constant throughput for both coding and decoding of 1 bit per cycle and can be attached to a controlling CPU whose ISA has been extended with arithmetic coding instructions.

Index Terms — arithmetic coding, H264, video coding, Golomb codes, renormalization.

I. INTRODUCTION

The exponential increase in the amount of digital visual information that must be transmitted and stored efficiently has motivated a large body of research into advanced video coding techniques which allows orders of magnitude reduction in the required bit-rates. New video coding standards such as the recent H264 video codec (also known as MPEG4 part 10) [2] deliver better quality and lower bit rates but at the expense of an almost exponential increase in the number of CPU cycles required per input frame of video data. The introduction of advanced entropy coding within the H264 standard with the pioneering use of context-based arithmetic coding [3] in a lossy video standard is one of the reasons behind the increase in the computational cost of the codec. The high-speed arithmetic coder (AC) coprocessor described in this paper achieves a significant reduction of the AC computational cost in the H264 video codec with modest hardware complexity.

II. HARDWARE-BASED BINARY ARITHMETIC CODERS

The IBM Q-coder and the QM-coder [4] are the best known examples of hardware-based binary arithmetic coders. A VLSI implementation of both the Q-coder and QM-coder has been done in [5]. The device is called the Qx-coder and can implement both algorithms clocking at 75 MHz with a throughput of around 64 Mbits/second using 0.35 μm standard cell technology from IBM (CMOS 5S). The adaptive binary arithmetic coding chip presented in [6] replaces the division operation by storing the probability values in a look table and using the coder state as a pointer to a particular probability in that table. Multiplications on the other hand are done explicitly using 8x8 parallel multiplier.

III. ANALYSIS OF AC IN THE H264 VIDEO CODEC

The original arithmetic coding implementation in the H264 codec is known as CABAC [8]. Preliminary profiling of the H264 algorithm revealed the average number of calls to the AC routines per frame as a function of the quantization parameter QP as shown in Fig. 1.

![Arithmetic Coding Cost](image)

Figure 1. H264 arithmetic coding complexity

Fig. 1 shows that AC is a very compute intensive operation and since traditional parallelizing techniques such as SIMD extensions cannot accelerate this essentially sequential process, the introduction of dedicated hardware support in the form of a specialized coprocessor, is a suitable solution.

IV. PROPOSED ARITHMETIC CODING ALGORITHM

The MZ-coder evolves from the Z-coder software algorithm presented in [7] as a generalization of the well known Golomb/Rice coder for lossless coding of bilevel images. Fig. 2 shows the simplified (pseudocode) description of the MZ-coder algorithm (right) and the original CABAC algorithm (left). The coder state variables are range and low for the MZ-coder and range and subend for the CABAC algorithm. The renormalization process in the MZ-coder does not include internal dependencies. As a result it can be readily accomplished with a single shift left operation. On the other hand the pseudocode for the CABAC algorithm shows the internal dependencies of low inside the while loop. This dependency means that a variable number of cycles (from 0
up to a maximum of 6) are required to maintain the state variables in the required range.

```c
if (symbol != MPS) {
    low += range;
    range = rLPS;
    if (symbol == MPS) {
        range = Z;
    }
    else if (range < QUARTER) {
        subend = Z;
        range += shift_bits = shift(range);
        output shift_bits bits;
        range <<= shift_bits;
        subend <<= shift_bits;
    }
}
```

Figure 2. CABAC & MZ pseudocode description

![Figure 3. Renormalization costs in CABAC](image)

V. ARCHITECTURE AND VLSI IMPLEMENTATION

Fig. 4 shows the hardware architecture of the arithmetic coding/decoding coprocessor. The chosen VLSI technology was the UMC 0.13 μm, 8-copper silicon process. The maximum operating frequency was 330 MHz worst-case (throughput of 330 Mbits/second) and the complexity of both the coder and decoder is 5600 standard cells.

VI. CONCLUSIONS

The H.264 video coding standard is expected to become the near-future enabling technology for personal multimedia communications. Major efforts are currently underway within industry and academia to accelerate the compute intensive motion estimation, transform and quantization functions through developing fast algorithms and exploiting the available data level parallelism. Entropy coding based on arithmetic coding is a mainly sequential process, not well suited to this kind of optimization. Its acceleration with the proposed hardware architecture can play a major role in bringing real-time H264 video coding within the grasp of low-power embedded devices.

References


288