
Publisher's PDF, also known as Version of record
License (if available): Unspecified

Link to publication record in Explore Bristol Research
PDF-document

This is the final published version of the article (version of record). It first appeared online via Cray at https://sc17.supercomputing.org/SC17%20Archive/tech_poster/tech_poster_pages/post174.html. Please refer to any applicable terms of use of the publisher.

University of Bristol - Explore Bristol Research
General rights
This document is made available in accordance with publisher policies. Please cite only the published version using the reference above. Full terms of use are available: http://www.bristol.ac.uk/red/research-policy/pure/user-guides/ebr-terms/
Correcting Detectable Uncorrectable Errors in Memory
Grzegorz Pawelczak, Simon McIntosh-Smith
University of Bristol

Introduction
With the expected decrease in Mean Time Between Failures (MTBF), Fault Tolerance (FT) has been identified as one of the major challenges for exascale computing. One source of faults is soft errors caused by cosmic rays, which can cause bit corruptions to the data held in memory. Current solutions for protection against these errors include Error Correcting Codes (ECC), which can detect and/or correct these errors. When an error that can be detected but not corrected occurs, a Detectable Uncorrectable Error (DUE) results, and unless checkpoint-restart is used, the system will usually fail. In our work we present a probabilistic method of correcting DUEs which occur in the part of the memory where the program instructions are stored. We devise a correction technique for DUEs for the ARM A64 instruction set which combines extended Hamming code with Cyclic Redundancy Check (CRC) code to provide near 100% Successful Correction Rate (SCR) of DUEs.

Previous Work
In their previous work, Gottscho et al. proposed Software-Defined Error-Correcting Codes (SWD-ECC) which are capable of correcting DUEs by leveraging the properties of the underlying ECC and the side information about the data stored [1].

New Heuristic Techniques
We extend this work by investigating the performance on the ARM A64 Instruction Set which similarly to MIPS uses 32-bit instructions.

We introduce new heuristic techniques to reduce the number of candidate instructions in order to improve the SCR:

1. An addition of an Error Detecting Code (EDC) in order to reduce the number of candidate valid codewords.
   -_CRC32C is used as the EDC, where every N SECDED codewords are covered by a single CRC32C checksum.
   - When a DUE occurs all valid SECDED codewords have to also produce a valid CRC32C checksum.
   - CRC32C is used because it provides a high Hamming Distance (HD) [2] and modern architectures, such as ARMv8a, often provide hardware support for the computation of the checksum via intrinsics.

2. Filtering out codewords which are valid instructions, but are not deemed legal instructions.
   - For example a branch instruction to an invalid address is an illegal instruction and should not be considered as a likely candidate.

Method
The following heuristic approach is used to assess an instruction:

1. **SEDED Decode**
   - No error or detectable correctable error?
     - Yes = Success
     - No
2. **Check that the valid instructions represent legal instructions**
   - Only one legal instruction?
     - Yes = Success
     - No
3. **Iterate over all possible 2-bit DUEs that produce a valid SECDED codeword and a valid CRC32C checksum**
   - Only one valid codeword?
     - Yes = Success
     - No
4. **Use VXL* to convert candidate SECDED codewords into ARM A64 instructions**
   - Only one valid instruction?
     - Yes = Success
     - No

* VXL is a Runtime Code Generation Library by ARM which provides a disassembler ([https://github.com/armvixl/vxil](https://github.com/armvixl/vxil)).

Results & Conclusions
To evaluate the performance of these techniques, the binary programs from the /bin/ directory for the openSUSE Linux distribution are used as the training programs in order to find the most frequent instructions, while mini-apps from the UK Mini-App Consortium ([https://uk-mac.github.io/](https://uk-mac.github.io/)) are used as the test programs. The DUE faults are injected by randomly selecting an instruction from the .text section of the test program and randomly flipping two unique bits in the instruction SECDED codeword.

- The performance of the original method on the ARM A64 instruction set has improved compared to the MIPS instruction set.
- The additional test for instruction legality has further reduced the number of candidate instructions and thus improved the SCR.
- The hybrid scheme of SECDED ECC and CRC32C ECC has vastly improved the SCR. The SCR depends on the number of SECDED codewords per CRC codeword:
  - When N ≤ 134, this approach can correct all SECDED DUEs because the HD is 6 for CRC32C at that codeword length.
  - When 134 < N, the HD is 4, meaning that there is a small chance of ≈ 4.6 × 10⁻¹⁰ [3] multiple candidate codewords, however a collision did not occur during testing.
- Addition of CRC32C ECC results in no runtime overhead in this scenario, as the checksum is only ever accessed when a DUE occurs. Since instructions do not change during the execution of the program, the checksums only ever need to be computed once.
- If this approach was used for data that does change, the extra layer of CRC could create significant performance overhead, as Read-Modify-Writes would need to be performed to update the checksum.
- Choosing a smaller N would improve the performance of Read-Modify-Writes.
- However, the smaller the N, the higher the storage overhead. For example the storage overheads for N = 2, N = 134 and N = 2048 are 41.03%, 0.6% and 0.04% respectively.

References


Published by the Institution of Engineering and Technology under licence from女王's University Belfast.