14-bit 2.2-MS/s Sigma–Delta ADC’s

James C. Morizio, Member, IEEE, Michael Hoke, Taskin Kocak, Student Member, IEEE, Clark Geddie, Member, IEEE, Chris Hughes, Member, IEEE, John Perry, Srinadh Madhavapeddi, Michael H. Hood, George Lynch, Harufusa Kondoh, Toshio Kumamoto, Takashi Okuda, Hiroshi Noda, Masahiko Ishiwaki, Takahiro Miki, and Masao Nakaya, Member, IEEE

Abstract—This paper presents the design and test results of a fourth-order and sixth-order 14-bit 2.2-MS/s sigma–delta analog-to-digital converter (ADC). The analog modulator and digital decimator sections were implemented in a 0.35-mm CMOS double-poly triple-level metal 3.3-V process. The design objective for these ADC’s was to achieve 85 dB signal-to-noise distortion ratio (SNDR) with less than 200 mW power dissipation. Both modulators employ a cascade sigma–delta topology. The fourth-order modulator consists of two cascaded second-order stages which include 1-bit and 5-bit quantizers, respectively. The sixth-order modulator has a 2-2-2 cascade structure and 1-bit quantizer at the end of each stage. An oversampling ratio of 24 was selected to give the best SNDR and power consumption with realizable gain-matching requirements between the analog and digital sections.

Index Terms—Analog circuits, cascaded ADC architectures, hybrid A/D converters, mask ADC architectures, sigma–delta modulators, switched-capacitor circuits.

I. INTRODUCTION

MIXED-SIGNAL VLSI trends for high-resolution, low-power, broadband A/D and D/A conversion are being driven by the emerging internet telecommunication marketplace. Broadband digital subscriber loop (DSL) transceivers require 12–14 bit accuracy for 2.2-MHz sampling with less than 200 mW power dissipation.

To achieve 85 dB signal-to-noise distortion ratio (SNDR) and 200 mW power dissipation at 2.2-MHz sampling rates, low voltage CMOS hybrid sigma–delta A/D architectures are required. As CMOS technologies continue to scale in gate length, higher oversampling rates (OSR’s) can be implemented in the sigma–delta digital decimators. This will yield higher SNDR at broadband frequencies [1]. However, as OSR’s increase, analog integrator and digital decimator power consumption also increases.

For applications where power consumption is crucial, higher order sigma–delta modulators are used. However, a single-loop structure of an order higher than second shows stability problems due to the inherently linear one-bit quantization [12]. Good stability can be achieved by cascading several lower order single-loop modulators. In a cascaded sigma–delta modulator, there is no accumulation of signals at the later stages. This is simply because the correlated quantization error from the first stage and the error(s) from the later stage(s), except the last one, are cancelled by the digital correction [12]. There have been several studies on cascaded sigma–delta ADC’s. In [13], the authors implemented a stereo audio sigma–delta ADC, in which the converter was realized by two identical cascaded fourth-order sigma–delta modulators. Williams and Wooley presented a cascaded third-order sigma–delta modulator in which a second-order stage is followed by a first-order stage. This is the so-called 2-1 architecture and is preferred by the authors to alternative cascaded third-order architectures because it is less sensitive to component mismatch [11]. Yin and Sansen proposed a three-stage fourth-order topology which was implemented with fully differential switch-capacitor circuits and was manufactured in a BiCMOS process [12]. Also, recently, Geerts et al. used a 2-1-1 cascade topology for a very similar application in which the ADC’s in this paper are intended [14].

Section II will describe the trade-offs between OSR’s, number of bits in quantizer, and sigma–delta order, which need to be optimized for 85 dB SNDR and minimum power consumption and realizable implementation requirements.

Section III describes the linear system analysis for the switched-capacitor integrator. The circuits for the integrator operational amplifier and voltage reference are described in Section IV. Section V will discuss the detail design and implementation issues of the fourth-order and sixth-order ADC’s. The gain matching requirement between the analog and digital decimator macros is presented. In addition, the common centroid layout technique for the capacitor array is discussed. Layout plots of the fourth-order and sixth-order ADC are also given. Experimental results from chip testing including SNDR, analog, and digital I_{ac} measurements are reported in Section VI.

II. SYSTEM ARCHITECTURE

High-order quantization noise shaping with good stability can be achieved with cascaded sigma–delta architectures [2], [4]. Higher order noise shaping will result in reduced sampling rates for a given SNDR design objective, thus reducing power consumption. However, since extra digital logic is needed for this error bandwidth correction, this power savings is slightly diminished. Increasing the number of bits in the quantizer can also reduce in band quantization noise power thus increasing SNDR. However, gain matching between analog integrators and error correction logic become more critical as OSR is reduced. Fig. 1
Fig. 1. SNDR and power estimation for OSR = 24.

depicts a 3-D mesh plots showing SNDR and power dissipation for an OSR 24 ADC system. The power dissipation was estimated using separate analog and digital expressions. Analog $I_{CC}$ was derived using scaled integrator gains and reduced capacitor sizes for a given integrator bandwidth. This is described below:

$$P_A \approx \sum L \times f(\text{Int}), g(\text{comp}), h(V_{ref})$$  \hspace{1cm} (1)

where:

$L$ - modulator order which defines the number of integrator opamps;
$f(\text{Int})$ - estimate of the integrator opamp power consumption;
$g(\text{comp})$ - comparator power consumption;
$h(V_{ref})$ - power.

Digital $I_{CC}$ was derived using the $CfV^2$ expression [6] and is shown below:

$$P_D \approx \sum p_n C_n V^2 F_n$$  \hspace{1cm} (2)

The load capacitance ($C$) is estimated based on the test results from a previous chip which utilized the same standard cell library for identical digital logic functions. Since there exist three clock domains, an OSR of 24 was selected to give the best SNDR with realizable gain matching requirements between the analog and digital sections which is described in more detail later on in this section.

The regions bounded by the 2-D contour plots for Power < 200 mW and SNDR > 90 dB will meet the design objectives of the ADC system. Hence, the 5-bit fourth-order ADC system and the 1-bit sixth-order ADC system were chosen as the topology to satisfy the SNDR and power consumption targets.

A. Cascaded Modulators with Error Correction

A cascaded sigma–delta modulators can achieve higher order noise shaping with reduced OSR. This is simply because, in cascaded structure, the sigma–delta modulator is not a single loop but a series of lower order single-loop modulators, each with its own quantizer. The output of the each single-loop is fed to the next stage where the quantization noise of the previous stage is corrected, hence at the final output we only have the quantization error of the last stage. However, due to integrator gain error, these corrections cannot be done 100%, which affects the resolution chosen for the quantizer in the next stage. In practical implementations, increasing the resolution of the multi-bit quantizer reduces the second-stage quantization error and increases the sensitivity to uncancelled quantization error from the first stage [5]. We adopted a similar approach for the fourth-order modulator and used a 5-bit quantizer in the second stage (see Fig. 2).

B. Fourth-Order 5-bit Analog Modulator

The fourth-order modulator shown in Fig. 2 consists of two cascaded second-order stages which include a 1-bit quantizer and 5-bit quantizer, respectively. This will result in fourth-order noise shaping with 5 bit quantization. The error correction stage will combine the 1-bit digital output from the first stage with 5-bit and 1-bit digital outputs from the second stage, to yield an output comprised of the input signal plus a fourth-order error term. Note that single bit feedback is used after the 5-bit quantizer, instead of 5-bit feedback which would require a precise 5-bit D/A converter. This scheme is also favored to avoid non-linearity and gain matching issues related to higher bit D/A converters. Transfer functions for the error correction filters of the fourth-order system in Fig. 2 can be given as follows:

$$H_1(z) = k(A_1A_2)z^{-2}(1-k(1-z^{-1})^2)$$  \hspace{1cm} (3)

$$H_2(z) = k(1-z^{-1})^2$$  \hspace{1cm} (4)

$$H_3(z) = 1-k(1-z^{-1})^2$$  \hspace{1cm} (5)

$$H_4(z) = k(1-z^{-1})^2$$  \hspace{1cm} (6)

$$k = \frac{1}{1+(A_2-2)z^{-1}+(A_1A_2-A_2+1)z^{-2}}.$$  \hspace{1cm} (7)

The overall system transfer function $Y(z)$ is below.

$$Y(z) = k^2 \left( X(z)(A_1A_2)^2z^{-4} + \frac{C_5}{C_1} (1-z^{-1})^4 \right).$$  \hspace{1cm} (8)
Notice the 5-bit quantization noise error term, $\varepsilon_5$, with fourth-order noise shaping $(1 - z^{-1})^4$. This is the desired noise shaping required for this system transfer function. Following the error correction logic is a cascaded decimator section which includes a Sinc$^5$ filter and a 24-tap finite-impulse response (FIR) filter [4].

### C. Sixth-Order 1-bit Analog Modulator

The sixth-order modulator consists of three cascaded second-order stages as shown in Fig. 3. This cascaded topology was chosen to take advantage of both the stability provided by its lower order sections and the sixth-order noise shaping of the overall system. The 1-bit digital outputs of each of the three stages are combined and digitally filtered to yield an output comprised of the input signal plus a sixth-order noise error term.

The sixth-order modulator structure is very similar to the fourth-order structure shown in Fig. 2. Likewise, the error correction filters in the sixth-order system have the same transfer functions as their counterparts in the fourth-order system with the exception of $H_1(z)$ and $H_3(z)$, which are modified as follows:

$$H_1(z) = k^2(A_1 A_2)^2 z^{-1} (1 - k(1 - z^{-1})^2) \quad (9)$$

$$H_3(z) = k A_1 A_2 z^{-2} (1 - k(1 - z^{-1})^2) \quad (10)$$

The sixth-order system transfer function for $Y(z)$ is

$$Y(z) = k^3 \left( X(z)(A_1 A_2)^3 z^{-6} + \frac{\varepsilon_1}{C_1 C_2} (1 - z^{-1})^6 \right) \quad (11)$$

Notice the desired sixth-order noise shaping term for the 1 bit A/D quantization noise error, $\varepsilon_5$. Following the error correction logic is a cascaded decimator section which includes a Sinc$^7$ filter and a 24-tap FIR filter. Simulated ideal SNDR plots versus input amplitude for the ADC systems are shown in Fig. 4.

### III. LINEAR MODEL OF INTEGRATOR

Switched-capacitor $\Sigma\Delta$ analog modulators use discrete time integrators to perform the integration of signal error required for noise shaping. The three key circuit components of the discrete time integrators are the electrical switches, gain capacitors and the operational transconductance amplifier (OTA). Due to the parasitics of the layout in a nonideal switch capacitor integrator system, the discrete time integrator contains a pole other than at the unit circle. When this occurs, the switch capacitor integrator becomes an digital filter rather than an integrator. Passive parasitics around the circuit integrator and nonideal circuit parameters of the OTA also make the ideal transfer function nonideal, hence, the name leaky integrator [6]. When we add the parasitics of wire capacitors to the common centroid layout, source drain capacitors of the switches and input and output capacitances of the OTA, our integrator model is shown in Fig. 5.

Using conservation of charge derivations in the time domain, system variables $\alpha$, $\eta$, $\nu$, and $\rho$ can be derived as functions $C_x$, $C_q$, $C_g$, $C_p$, and $C_v$. Also, S1 and S3 are out of phase.
clocks with respect to S2 and S4. These system variables for the leaky integrator are

\[ \eta = 1 + \frac{C_g + C_d}{C_g(1 + A)} \]  

(12)

\[ \gamma = \left( 1 + \frac{C_1 + C_a + C_g + C_d}{C_2(1 + A)} \right)^{-1} \]  

(13)

\[ \alpha = \frac{C_1}{C_2} \left( \frac{A}{1 + A} \right) \]  

(14)

\[ \rho = \frac{C_1}{C_2} \left( \frac{A}{1 + A} \right) \left( 1 + \frac{C_a}{C_1} \right) \]  

(15)

The \( \gamma \) and \( \eta \) feedforward and feedback parameters set the pole and zero of the switch capacitor integrator. Note \( \eta > 1 \) and \( \gamma < 1 \). The \( \alpha \) parameter is considered the gain error of the switch capacitor integrator [5], [6]. The \( \rho \) parameter is analogous to a filtered dc offset. If this dc offset resides in the range of the OTA, it should not create a problem with respect to SNDR, only the input range. Thus, a sensitivity analysis with respect to the \( \rho \) parameter is not performed. In addition, all ADC gain parameters—namely \( A_{11} \), through \( A_{33} \), \( C_1 \), \( C_2 \)—were set to 0.5 so that a unit capacitor based centroid capacitor layout could be used. Thus, the ratio of \( C_2/C_1 = 0.5 \). The linear model for the leaky integrator is shown in Fig. 6.

The transfer function of the leaky integrator is

\[ H_{\text{Leaky}}(z) = \frac{\gamma z^{-1}(\alpha + 2\rho z^{-1})}{2(1 - \gamma z^{-1})}. \]  

(16)

The folded cascoded integrator used in the fourth-order and sixth-order ADC’s had a slew rate of 475 V/\( \mu \)s, bandwidth of 1 GHz and dc gain of 58 dB. For the extracted layout of the integrator, \( C_2 = 2.64 \) pF, \( C_1 = 1.32 \) pF, \( C_0 = 8 \) pF, \( C_g = 3.2 \) pF, \( C_p = 0.01 \) pF, \( C_a = C_d = 0.4 \) pF. Thus, \( \eta = 1.00 \), \( \gamma = 0.99 \), and \( \alpha = 0.5 \) and \( \rho = 0.65 \). These system parameters found in the \( H_{\text{Leaky}}(z) \) transfer function were simulated in Matlab for the fourth-order and sixth-order systems. Each parameter was individually altered and SNDR was recalculated for each increment. Sensitivity of SNDR data with respect to each of the system parameters were empirically extracted from the SNDR curves. In Figs. 7 and 8, the SNDR data is presented for the fourth-order and sixth-order ADC simulations.

In Table I, the SNDR sensitivity is summarized with respect to the system parameters for a -6 and -12 dB attenuation from peak SNDR. This data was extracted from the graph data in Fig. 7. The system parameters \( \alpha \), \( \gamma \), \( \eta \) are in percentages and the gain parameter \( A \) is in dB.

Thus, for the cascaded sixth-order ADC with OSR of 24, a 3\% ([-1.5\% \, +1.5\%]) variation range of gain error (\( \alpha \)) will reduce peak SNDR by -6 dB and a 5\% ([-5\% \, +2\%]) variation range of gain error will reduce peak SNDR by -12 dB. Similarly, for the fourth-order ADC, 3 and 5\% variation ranges of gain error will reduce peak SNDR -6 and -12 dB, respectively. This sensitivity data shows a trend that the smaller the OSR rate becomes, the more sensitive the modulator becomes with respect to the leaky integrator system parameters.

IV. ANALOG CIRCUIT IMPLEMENTATION

Two important analog macros used in the fourth-order and sixth-order sigma–delta ADC’s are the integrator OTA and the voltage reference circuits. The details of designing these circuits are described in Section IV-A and B, respectively.
The switched-capacitor integrators in the sigma–delta ADC require very high switching speeds which presented a design challenge for the analog circuitry. To achieve the high speed necessary for the OTA, a fully differential folded cascode amplifier topology was implemented (see Fig. 9). Another requirement, due to the ADC architecture, was that the amplifiers had to be fully differential with a differential input signal swing of 1.1-V peak-to-peak. The OTA also featured a continuous-time common mode feedback (CMFB) circuit which is used to maintain the desired level at the output. To achieve the high speed needed, power consumption was sacrificed. The tail current through the differential pair was 3.8 mA while the currents through each leg of the cascodes was 2 mA. The total current for the amplifier circuit was about 8mA including the CMFB circuitry.

Simulation results show a dc gain of 60 dB with a unity gain frequency of 820 MHz. The phase margin measures 40° and the slew rate is 475 V/μs. Amplifier simulations were run using a 1.8-pF load.

The bode plot from Hspice simulations of the folded cascode amplifier is shown in Fig. 10.
B. Voltage Reference Buffer

The critical design issue for the sigma–delta reference buffer amplifiers was the slew rate. Given the architecture, the amplifiers needed to account for digital switching current spikes of 850 μA every clock cycle on their outputs. In order to recover from these current spikes, the slew rate necessary for this particular application, was calculated to be 375 V/μs.

Using one amplifier topology for all three references was desired but proved unfeasible with the large difference in reference levels. The amplifier topology selected was the standard two-stage CMOS amplifier without an output stage. The amplifiers supplying the $V_{\text{ref}}$ and $V_{\text{ref}}(-)$ levels were pMOS differential input pair OTAs while the reference amplifier supplying the $V_{\text{ref}}(+)\text{ level was an nMOS differential input pair OTA.}$ Using these two amplifiers guaranteed all devices would remain in saturation given large voltage spikes feeding back into the outputs.

Both OTA’s were designed with 400 μA tail currents and used simple frequency compensation. The dc gain of both amplifiers was 90 dB with a 72° phase margin. The slew rates were over 400 V/μ while driving a 10 pF load.

V. Layout Considerations

One important design criteria requires us to have a capacitance ratio of 2.0 with 0.8% accuracy between the feedback capacitor (O) and the input capacitor (X) in the switched-capacitor integrator circuit. To accomplish this requirement and to eradicate all fabrication inaccuracies up to 0.8%, the layout is drawn in a common centroid fashion [9]–[11]. The capacitors are split into four and two equal parts, respectively for the capacitor O and the capacitor X, that are connected in parallel. A unit capacitor size of 330 fF was selected so that the $K/\sqrt{C}$ thermal noise was not an issue, and fabrication process variations are below the 0.8% tolerance. Hence, capacitor O has a capacitance of $4 \times 330 \text{ fF} = 1320 \text{ fF}$ or 1.32 pF, and likewise capacitor X has a capacitance of $2 \times 330 \text{ fF} = 660 \text{ fF}$ or 0.66 pF. To avoid coupling capacitances and preserve common mode rejection, connections are drawn in such away that the electrodes of the two capacitors are separated from each other. A portion of the layout of the integrator capacitor is shown in Fig. 11.

Two rings of dummy capacitors were placed around the periphery as recommended in [8] and [10]. This horizontal dimension of this array of capacitors is 105 mm which matches the width dimension of single switch capacitor integrator.

This enabled the array to be placed directly above each switch capacitor integrator in the modulator floorplan. Also, differential signal routing between each unit capacitor was preserved which connected the analog signals from the OTA to the electrical switches. The layout of the electrical switches S1–S4 were placed above the capacitor array.

The die photos for the fourth order and sixth order are shown in Figs. 12 and 13, respectively.

The digital area for the error correction and decimation filter for the fourth-order ADC is 2.3 mm$^2$ while the analog section area is 1.3 mm$^2$. The digital and analog area in the sixth order are 2.6 and 1.7 mm$^2$, respectively.

A. Evaluation Results

An eight-layer custom-printed circuit board was designed to evaluate the fourth-order and sixth-order devices. High Q band-pass filters tuned for 1.1 MHz, 500 kHz, and 110 kHz were used to enable the >95 dB SNDR required for input signal quality. The layout of this evaluation board was carefully designed for analog signal and power isolation with respect to digital signal and analog power. Termination and shielding of all digital clock I/O pins were implemented. Since the I/O signal names of the fourth order were identical to the sixth order, a single ZIF socket was needed for both ADC’s, hence one board was required.
Fig. 14 shows the spectral data output and DNL data across the input range for the sixth-order and the fourth-order ADC's.

Experimental measured results for each ADC system are summarized in Table II.

<table>
<thead>
<tr>
<th>Item</th>
<th>4th Order</th>
<th>6th Order</th>
</tr>
</thead>
<tbody>
<tr>
<td>SNDR</td>
<td>72 dB</td>
<td>79 dB</td>
</tr>
<tr>
<td>SNR</td>
<td>81 dB</td>
<td>86 dB</td>
</tr>
<tr>
<td>DNL</td>
<td>+/-5 LSB</td>
<td>+/-3 LSB</td>
</tr>
<tr>
<td>INL</td>
<td>+/-6 LSB</td>
<td>+/-5 LSB</td>
</tr>
<tr>
<td>THD</td>
<td>-87 dB</td>
<td>-89 dB</td>
</tr>
<tr>
<td>Differential Range</td>
<td>1.0 V</td>
<td>1.2 V</td>
</tr>
<tr>
<td>ENOB</td>
<td>12 Bits</td>
<td>13 Bits</td>
</tr>
<tr>
<td>Intermod Interference</td>
<td>-75 dB</td>
<td>-76 dB</td>
</tr>
<tr>
<td>Analog Icc @ 3.0v</td>
<td>33 ma</td>
<td>50 ma</td>
</tr>
<tr>
<td>Digital Icc @ 2.5v</td>
<td>35 ma</td>
<td>39 ma</td>
</tr>
<tr>
<td>Total Power Dissipation</td>
<td>187 mW</td>
<td>248 mW</td>
</tr>
<tr>
<td>Total Macro Area</td>
<td>3.6 mm²</td>
<td>4.3 mm²</td>
</tr>
</tbody>
</table>

Fig. 14 shows the spectral data output and DNL data across the input range for the sixth-order and the fourth-order ADC's.

VI. CONCLUSION

In this paper we have presented the design and test results of a fourth-order and sixth-order 2.2-MS/s 14-bit sigma–delta ADC's. Both ADC's use a cascaded architecture consisting of second-order stages which employ 1-bit quantizers, except the second stage of the fourth order which has a 5-bit quantizer at the end. The SNDR sensitivity phenomenon for the fourth-order and sixth-order ADC's are also investigated. Circuit parameters of the switched-capacitor integrators such as amplifier open loop gain, integrator gain, amplifier offsets, and layout parasitics were quantified. Simulation data are presented and quantified to show percentage dependencies for that particular parameter. Measured test results show that the sixth-order ADC performs much better in terms of SNR with a tradeoff of more area and power consumption. Further power and area reductions of 15% and 20% respectively can be achieved in the digital section if a full custom design methodology is utilized to replace the standard cells for FIR memory and multiply/accumulate macros. Further reduction in digital logic of 10% can occur by reducing the output bit lengths of the Multiply and Accumulate (MAC) and FIR logic. Currently, data bus lengths in the FIR filter output stages were designed for 15 bits precision, which can be reduced to 14 bits.

REFERENCES

James C. Morizio (M’85) was born in Endicott, NY, in 1957. He received the B.S.E.E degree from Virginia Polytechnic Institute, Blacksburg, VA, and the M.S.E.E degree from the University of Colorado, Boulder, CO, in 1982 and 1984, respectively. He received the Ph.D. degree in 1995 from Duke University, Durham, NC, where he researched adaptive gain sigma–delta architectures.

He was employed by IBM Corporation in the PC Division and Networking Hardware Division in Boca Raton, FL, and Research Triangle Park, NC, from 1984 to 1995. There he worked on numerous mixed-signal ASICs including an audio CVSD codec and 4/16 Mb/s token ring transceiver AFE. In 1995, he joined Mitsubishi Electronics Corporation, Design Engineering Center East, Durham, NC, where he currently is a Principal Engineer and Group Leader of the Mixed-Signal VLSI Design Group. Currently, his interests include audio and broadband delta–sigma ADC’s/DAC’s and phase-locked loops. He is the author and coauthor of numerous patents and publications in the areas of CMOS integrated circuits design. He is also an Adjunct Professor at Duke University.

Michael Hoke was born in Hanover, PA, in 1953. He received the B.S.E.E degree from Lehigh University, Bethlehem, PA, and the M.S.E.E degree from the University of Pennsylvania, Philadelphia, in 1975 and 1977, respectively.

Taskin Kocak (S’94) received the B.S. degree, with honors, in electrical and electronic engineering and in physics in 1996, from the Bogazici University, Istanbul, Turkey. He received the M.S. degree in 1998 from the Department of Electrical and Computer Engineering, Duke University, Durham, NC, where he is currently working toward the Ph.D. degree.

In 1998, he joined the Design Engineering Center East, Mitsubishi Electronics America, Durham, NC, where he has worked on high-performance data converters for ADSL and digital radio applications. His research interests include video-on-demand architectures, performance analysis, artificial neural networks, and mine detection.

Mr. Kocak is a member of the Turkish Informatics Society and the Computer and Solid-State Circuits Societies of the IEEE.

Clark Geddie (M’90) was born in Nashville, TN, in 1969. He received the B.S.E.E degree in electrical engineering from Duke University, Durham, NC, in 1991. In 1992, he received the M.S.E.E degree from the Georgia Institute of Technology, Atlanta, GA.

He joined the Design Engineering Center East, Mitsubishi Electronics America, Durham, NC, in 1993. He is currently a Senior Engineer in the Mixed Signal Design Group, working on data converters for digital radio applications.

Chris Hughes (S’95–M’99) was born in 1972. He received the B.S. and M.S. degrees in electrical engineering from North Carolina State University (NCSU), Raleigh, NC, in 1996 and 1998 respectively. While pursuing the masters degree at NCSU he worked on the Retinal Prosthesis Project.

He has been with the Design Engineering Center East, Mitsubishi Electronics America, Durham, NC, since fall of 1998. Currently, he is a Design Engineer in the Mixed Signal design team working on analog building blocks for data converters.

John Perry received the B.S.E degree in electrical engineering from Duke University, Durham, NC, in 1998.

He joined the Design Engineering Center East, Mitsubishi Electronics America, Durham, NC, in 1998, where he has worked on phase-locked loops, high-speed data converters, and high-speed buffer design.

Srinadh Madhavapeddi received the B.Eng. degree with honors in electronic engineering from De Montfort University, Leicester, U.K. in 1997. He received the M.S.E. in electrical engineering from Johns Hopkins University, Baltimore, MD, in 1998. His thesis was titled Q Learning on the Khepera.

He has been working in the Mixed Signal Group, Design Engineering Center East, Mitsubishi Electronics America, Durham, NC, since 1998, designing digital ASIC circuits.

Michael H. Hood was born in Lenoir, NC, in 1950. He received the A.Sc. degree in electromechanical engineering in 1976 from the Catawba Valley Technical Institute, Hickory, NC.

He served in the US Navy aboard submarines as an Electronic Technician supporting analog torpedo fire control computers. From 1978 to 1994, he worked as a Design Analyst at IBM, Research Triangle Park, NC, in VLSI design automation and chip physical design. He has worked as a Contractor since 1995 at the Design Engineering Center East, Mitsubishi Electronics America, Durham, NC, engaged in analog and digital circuit layout, digital logic synthesis, automatic place, and route and chip layout.

George Lynch received the B.S. degree in computer and electrical engineering from North Carolina State University, Raleigh, NC, in 1993.

He joined Mitsubishi Electronics America, Durham, NC, in 1993, where he designed hardware and software for various digital and mixed signal ASIC’s until June 1999. He now works at NVIDIA Corporation, Santa Clara, CA, designing graphics processors.

Harufusa Kondoh was born in Okayama, Japan, on February 11, 1961. He received the B.S., M.S., and Ph.D. degrees in communication engineering from Osaka University, Suita, Japan, in 1983, 1985, and 1997, respectively.

In 1985, he joined the LSI Research and Development Laboratory, Mitsubishi Electric Corporation, Itami, Japan. Since then he has been engaged in the design of system VLSI’s for ISDN, ATM, and networking applications.

Dr. Kondoh is a member of the Institute of Electronics, Information, and Communication Engineers of Japan.

Toshio Kumamoto was born in Osaka, Japan, on May 15, 1960. He received the B.S. and Ph.D. degrees in electrical engineering from the University of Osaka Prefecture, Sakai, Japan, in 1983 and 1991, respectively.

In 1983, he joined the Mitsubishi Electric Corporation, Itami, Japan, where he has been engaged in research and development of high-speed A/D converters. Since 1997, he has been engaged in development of delta–sigma ADC’s and DAC’s.

Dr. Kumamoto is a member of the Institute of Electronics, Information and Communication Engineers of Japan.
Takashi Okuda was born in Hiroshima, Japan, on November 7, 1968. He received the B.S. and M.S. degrees in physics from the Science University of Tokyo, Chiba, Japan, in 1991 and 1993, respectively. In 1993 he joined the System LSI Laboratory, Mitsubishi Electric Corporation, Itami, Japan, where he has been engaged in research and development of high-speed CMOS A/D converters.

Mr. Okuda is a member of the Institute of Electronics, Communication Engineers of Japan.

Takahiro Miki was born in Kobe, Japan, in 1957. He received the B.S. and M.S. degrees in electronic engineering from Osaka University, Suita, Japan, in 1980 and 1982, respectively. In 1982, he joined the LSI Laboratory, Mitsubishi Electric Corporation, Itami, Japan. Since then, he has been engaged in the design of high-speed A/D and D/A converters. Since 1993, he has been with the System LSI Laboratory.

Mr. Miki is a member of the Institute of Electronics, Information, and Communication Engineers of Japan.

Hiroshi Noda was born in Oita, Japan, on December 2, 1961. He received the B.S. degree in electrical engineering from the Fukuoka Institute of Technology, Fukuoka, Japan, in 1985. In 1985, he joined the Mitsubishi Electric Corporation, Itami, Japan. Since then he has been engaged in the research and development of mixed-signal LSI testing. He is currently working for the System LSI Department B (Computer and Network), Mitsubishi Corporation, Itami.

Masahiko Ishiwaki was born in Tochigi, Japan, in 1969. He received the B.S. degree in physics from Hirosaki University, Aomori, Japan, in 1992. He joined Mitsubishi Electric Corporation, Itami, Japan, in 1992, where he has been engaged in the design of communication circuits. He is currently engaged in the design of data recovery circuits.

Masao Nakaya (M’86) was born in Kochi, Japan, on May 13, 1951. He received the B.S.E.E., M.S.E.E., and Dr.Eng. degrees from Waseda University, Tokyo, Japan, in 1974, 1976, and 1988, respectively.

He joined the LSI Laboratory, Mitsubishi Electric Corporation, Itami, Japan, in 1976, where he worked on high-speed MOS and bipolar gate arrays, high-speed CMOS A/D and D/A converters, 3-D IC, telecommunication LSI, and Parallel Processor. He moved to System LSI Development Center in 1997. He is currently Department Manager of the Strategic Marketing Department of System LSI Development Center.

Dr. Nakaya is a Member of the Institute of Electronics, Information, and Communication Engineers (IEICE) of Japan and the Information Processing Society (IPS) of Japan. He received Invention Awards in 1993 and 1999. He was awarded the Paper Prizes from the IEICE in 1993 and from IPS in 1998. He was a Secretary of the Technical Group on Integrated Circuits and Devices, IEICE of Japan from 1990 to 1992, and was a Technical Program Committee Member of the Custom Integrated Circuits Conference (CICC) from 1993 to 1995.